Class – 1

Computer Organization and

Architecture 1

3 SKS

Dr. Eng. Tati Erlina, MIT/Nefy Putri Novani, MT

For the Glory of the Nation

+
Class 1
Basic Concepts and Computer
Evolution
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Computer Architecture
Computer Organization
• Attributes of a system • Instruction set,
visible to the number of bits used
programmer to represent various
• Have a direct impact data types, I/O
on the logical mechanisms,
execution of a techniques for
program addressing memory

Architectural
Computer attributes
Architecture
include:

Organizational
attributes Computer
Organization
include:

• Hardware details • The operational units

transparent to the and their
programmer, control interconnections that
signals, interfaces realize the
between the architectural
For the Glory of the Nation computer and specifications
peripherals, memory
technology used
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+
Structure and Function
q Hierarchical system • Structure
• The way in which components
o Set of interrelated subsystems relate to each other
q Hierarchical nature of complex • Function
systems is essential to both their • The operation of individual
design and their description components as part of the
structure
q Designer need only deal with a
particular level of the system at a time

o Concerned with structure and

function at each level

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+
Function
• There are four basic functions that a computer can
perform:
• Data processing
• Data may take a wide variety of forms and the range of
processing requirements is broad
• Data storage
• Short-term
• Long-term
• Data movement
• Input-output (I/O) - when data are received from or
delivered to a device (peripheral) that is directly
connected to the computer
• Data communications – when data are moved over
longer distances, to or from a remote device
• Control
• A control unit manages the computer’s resources and
orchestrates the performance of its functional parts in
For the Glory of the Nation
response to instructions
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 COMPUTER

I/O Main
memory

System
Bus

CPU

CPU

Registers

Structure
ALU

Internal
Bus

Control
Unit

CONTROL
UNIT
Sequencing
Logic

Control Unit
Registers and
Decoders

Control
Memory

For the Glory of the Nation

Figure 1.1 A Top-Down View of a Computer

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 ª CPU – controls the operation of
the computer and performs its
There are four
data processing functions
main structural
ª Main Memory – stores data
components
ª I/O – moves data between the
of the computer: computer and its external
environment
ª System Interconnection – some
mechanism that provides for
communication among CPU,
main memory, and I/O

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 CPU • Control Unit
• Controls the operation
of the CPU and hence
Major structural the computer
components:
• Arithmetic and Logic Unit
(ALU)
• Performs the computer’s
data processing function
• Registers
• Provide storage internal
to the CPU
• CPU Interconnection
• Some mechanism that
provides for
communication among
For the Glory of the Nation the control unit, ALU,
and registers
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+
Multicore Computer Structure
• Central processing unit (CPU)
• Portion of the computer that fetches and executes instructions
• Consists of an ALU, a control unit, and registers
• Referred to as a processor in a system with a single processing
unit
• Core
• An individual processing unit on a processor chip
• May be equivalent in functionality to a CPU on a single-CPU
system
• Specialized processing units are also referred to as cores
• Processor
• A physical piece of silicon containing one or more cores
• Is the computer component that interprets and executes
instructions
• Referred to as a multicore processor if it contains multiple cores
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+
Cache Memory
• Multiple layers of memory between the processor and main
memory
• Is smaller and faster than main memory
• Used to speed up memory access by placing in the cache data
from main memory that is likely to be used in the near future
• A greater performance improvement may be obtained by using
multiple levels of cache, with level 1 (L1) closest to the core and
additional levels (L2, L3, etc.) progressively farther from the core

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 MOTHERBOARD
Main memory chips

Processor
I/O chips chip

PROCESSOR CHIP

Core Core Core Core

L3 cache L3 cache

Core Core Core Core

CORE
Arithmetic
Instruction and logic Load/
logic unit (ALU) store logic

L1 I-cache L1 data cache

L2 instruction L2 data
cache cache

For the Glory of the Nation Figure 1.2 Simplified View of Major Elements of a Multicore Computer

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 +

Figure 1.3
For the Glory of the Nation
Motherboard with Two Intel Quad-Core Xeon Processors

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 Figure 1.4
zEnterprise EC12
Processor Unit (PU)
Chip Diagram

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 Figure 1.5

zEnterprise
EC12
Core Layout

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

+
History of Computers
First Generation: Vacuum Tubes

• Vacuum tubes were used for digital logic

elements and memory
• IAS computer
• Fundamental design approach was the stored
program concept
• Attributed to the mathematician John von Neumann
• First publication of the idea was in 1945 for the EDVAC
• Design began at the Princeton Institute for
Advanced Studies
• Completed in 1952
• Prototype of all subsequent general-purpose
For the Glory of the Nation
computers
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Central processing unit (CPU)

Arithmetic-logic unit (CA)

AC MQ

Input-
Arithmetic-logic output
circuits
equipment
(I, O)

MBR

Instructions
and data

Instructions
and data
M(0)
M(1)
M(2)
M(3) PC IBR
M(4) AC: Accumulator register
MQ: multiply-quotient register
MBR: memory buffer register
IBR: instruction buffer register
MAR IR PC: program counter
MAR: memory address register
Main
IR: insruction register
memory
(M)
Control
Control
circuits
signals
M(4092)
M(4093)
M(4095)
Program control unit (CC)

Addresses

For the Glory of the Nation

Figure 1.6 IAS Structure

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 0 1 39

sign bit (a) Number word

left instruction (20 bits) right instruction (20 bits)

0 8 20 28 39

opcode (8 bits) address (12 bits) opcode (8 bits) address (12 bits)

(b) Instruction word

For the Glory of the Nation

Figure 1.7 IAS Memory Formats
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
Registers
Memory buffer register • Contains a word to be stored in memory or sent to the I/O unit
(MBR) • Or is used to receive a word from memory or from the I/O unit

Memory address register • Specifies the address in memory of the word to be written from or
(MAR) read into the MBR

Instruction register (IR) • Contains the 8-bit opcode instruction being executed

Instruction buffer register • Employed to temporarily hold the right-hand instruction from a word
(IBR) in memory

For the Glory of the Nation

• Contains the address of the next instruction pair to be fetched from
Program counter© (PC)
2016 Pearson Education, Inc., Hoboken, NJ. All rights
memory
reserved.
 Start

Yes Is next No
instruction MAR PC
No memory in IBR?
Fetch access
cycle required
MBR M(MAR)

Left
No Yes IBR MBR (20:39)
IR IBR (0:7) IR MBR (20:27) instruction
IR MBR (0:7)
MAR IBR (8:19) MAR MBR (28:39) required?
MAR MBR (8:19)

PC PC + 1

Decode instruction in IR

AC M(X) Go to M(X, 0:19) If AC > 0 then AC AC + M(X)

go to M(X, 0:19)

Execution Yes
Is AC > 0?
cycle

MBR M(MAR) PC MAR No MBR M(MAR)

AC MBR AC AC + MBR

M(X) = contents of memory location whose address is X

(i:j) = bits i through j

For the Glory of the Nation Figure 1.8 Partial Flowchart of IAS Operation
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Symbolic
Instruction Type Opcode Representation Description
00001010 LOAD MQ Transfer contents of register MQ to the
accumulator AC
00001001 LOAD MQ,M(X) Transfer contents of memory location X to
MQ
00100001 STOR M(X) Transfer contents of accumulator to memory
Data transfer location X
00000001 LOAD M(X) Transfer M(X) to the accumulator
00000010 LOAD –M(X) Transfer –M(X) to the accumulator
00000011 LOAD |M(X)| Transfer absolute value of M(X) to the
accumulator
00000100 LOAD –|M(X)| Transfer –|M(X)| to the accumulator
Unconditional 00001101 JUMP M(X,0:19) Take next instruction from left half of M(X)

Table 1.1
branch 00001110 JUMP M(X,20:39) Take next instruction from right half of M(X)
00001111 JUMP+ M(X,0:19) If number in the accumulator is nonnegative,
take next instruction from left half of M(X)
0 JU If number in the
0 MP accumulator is nonnegative,
Conditional branch 0 + take next instruction from

The IAS
1 M(X right half of M(X)
0 ,20:
0 39)
0

00000101
0
ADD M(X) Add M(X) to AC; put the result in AC Instruction Set
00000111 ADD |M(X)| Add |M(X)| to AC; put the result in AC
00000110 SUB M(X) Subtract M(X) from AC; put the result in AC
00001000 SUB |M(X)| Subtract |M(X)| from AC; put the remainder
in AC
00001011 MUL M(X) Multiply M(X) by MQ; put most significant
bits of result in AC, put least significant bits
Arithmetic
in MQ
00001100 DIV M(X) Divide AC by M(X); put the quotient in MQ
and the remainder in AC
00010100 LSH Multiply accumulator by 2; i.e., shift left one
bit position
00010101 RSH Divide accumulator by 2; i.e., shift right one
position
00010010 STOR M(X,8:19) Replace left address field at M(X) by 12
rightmost bits of AC
Address modify
For the Glory of the Nation 00010011 STOR M(X,28:39) Replace right address field at M(X) by 12
rightmost bits of AC (Table can be found on page 17 in the textbook.)
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
History of Computers
Second Generation: Transistors

• Smaller

• Cheaper

• Dissipates less heat than a vacuum tube

• Is a solid state device made from silicon

• Was invented at Bell Labs in 1947

• It was not until the late 1950’s that fully transistorized computers
were commercially available

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+
Table 1.2
Computer Generations

Approximate Typical Speed

Generation Dates Technology (operations per second)
1 1946–1957 Vacuum tube 40,000
2 1957–1964 Transistor 200,000
3 1965–1971 Small and medium scale 1,000,000
integration
4 1972–1977 Large scale integration 10,000,000
5 1978–1991 Very large scale integration 100,000,000
6 1991- Ultra large scale integration >1,000,000,000

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+
Second Generation Computers
• Introduced:
• More complex arithmetic and logic units and
control units
• The use of high-level programming languages
• Provision of system software which provided the
ability to:
• Load programs
• Move data to peripherals
• Libraries perform common computations

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 IBM 7094 computer Peripheral devices

Mag tape
units
CPU
Card
punch
Data
channel Line
printer

Card
reader

Drum
Multi- Data
plexor channel
Disk

Data
Disk
channel

Hyper-
tapes

Memory Data Teleprocessing

channel equipment

For the Glory of the Nation

Figure 1.9 An IBM 7094 Configuration
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 History of Computers
Third Generation: Integrated Circuits

• 1958 – the invention of the integrated circuit

• Discrete component
• Single, self-contained transistor
• Manufactured separately, packaged in their own
containers, and soldered or wired together onto
masonite-like circuit boards
• Manufacturing process was expensive and
cumbersome
For the Glory of the Nation
• The two most ©important members of the third generation were
2016 Pearson Education, Inc., Hoboken, NJ. All rights
the IBM System/360 and the DEC PDP-8
reserved.
 Boolean Binary
Input logic Output Input storage Output
function cell

Read

Activate Write
signal

(a) Gate (b) Memory cell

Figure 1.10 Fundamental Computer Elements

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+ Integrated • A computer consists of gates,
memory cells, and
Circuits interconnections among
these elements
• The gates and memory cells
are constructed of simple
• Data storage – provided by memory cells digital electronic components
• Data processing – provided by gates
• Data movement – the paths among
• Exploits the fact that such
components are used to move data from components as transistors,
memory to memory and from memory resistors, and conductors can
through gates to memory be fabricated from a
• Control – the paths among components semiconductor such as silicon
can carry control signals • Many transistors can be
produced at the same time
on a single wafer of silicon
• Transistors can be connected
with a processor metallization
to form circuits

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Wafer

Chip

Gate

Packaged
chip

For the Glory of the Nation

Figure 1.11 Relationship Among Wafer, Chip, and Gate
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 t
ui
g

ed of
rc
or in

ga w
d
st rk

ci

ul l a
at n

te
g r ti o
si o

’s
an w

om re
te n
tr irst

in ve

pr oo
In

M
F
100 bn
10 bn
1 bn
100 m
10 m
100,000
10.000
1,000
100
10
1
1947 50 55 60 65 70 75 80 85 90 95 2000 05 11

Figure 1.12 Growth in Transistor Count on Integrated Circuits

(DRAM memory)
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Moore’s Law
1965; Gordon Moore – co-founder of Intel

Observed number of transistors that could be

put on a single chip was doubling every year

The pace Consequences of Moore’s law:

slowed to a
doubling every The cost of Computer
The
18 months in computer becomes Reduction
logic and electrical
the 1970’s but path length smaller and in power Fewer
has sustained memory is more
is and interchip
that rate ever circuitry convenient
cooling connection
has fallen shortened, to use in a
since increasing variety of requiremen s
at a
operating environment ts
dramatic
rate speed s

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

+
IBM System/360

• Announced in 1964
• Product line was incompatible with older IBM
machines
• Was the success of the decade and cemented
IBM as the overwhelmingly dominant
computer vendor
• The architecture remains to this day the
architecture of IBM’s mainframe computers
•
For the Glory of the Nation
Was the industry’s first planned family of
computers © 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
Family Characteristics
Similar or
Similar or identical
identical
operating
instruction set
system

Increasing
Increasing number of I/O
speed
ports

Increasing
memory size Increasing cost
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Console Main I/O I/O
CPU
controller memory module module

Omnibus

Figure 1.13 PDP-8 Bus Structure

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+ LSI
Large
Scale

Later Integration

Generations
VLSI
Very Large
Scale
Integration

ULSI
Ultra Large
Semiconductor Memory Scale
Microprocessors Integration
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

 Semiconductor Memory
In 1970 Fairchild produced the first relatively capacious semiconductor memory

Chip was about the size Could hold 256 bits of

Non-destructive Much faster than core
of a single core memory

In 1974 the price per bit of semiconductor memory dropped below the price per bit of
core memory
There has been a continuing and rapid decline in Developments in memory and processor technologies
memory cost accompanied by a corresponding changed the nature of computers in less than a
increase in physical memory density decade

Since 1970 semiconductor memory has been through 13 generations

Each generation has provided four times the storage density of the previous generation, accompanied by
For the Glory of the Nation declining cost per bit and declining access time
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
Microprocessors
• The density of elements on processor chips
continued to rise
• More and more elements were placed on each chip
so that fewer and fewer chips were needed to
construct a single computer processor
• 1971 Intel developed 4004
• First chip to contain all of the components of a CPU
on a single chip
• Birth of microprocessor
• 1972 Intel developed 8008
• First 8-bit microprocessor
• 1974 Intel developed 8080
• First general purpose microprocessor
• Faster, has a richer instruction set, has a large
For the Glory of the Nation addressing capability
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Evolution of Intel Microprocessors
4004 8008 8080 8086 8088
Introduced 1971 1972 1974 1978 1979
5 MHz, 8 MHz, 10
Clock speeds 108 kHz 108 kHz 2 MHz 5 MHz, 8 MHz
MHz
Bus width 4 bits 8 bits 8 bits 16 bits 8 bits
Number of 2,300 3,500 6,000 29,000 29,000
transistors
Feature size 10 8 6 3 6
(µm)
Addressable 640 Bytes 16 KB 64 KB 1 MB 1 MB
memory

For the Glory of the Nation

(a) 1970s Processors
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Evolution of Intel Microprocessors
486TM DX
80286 386TM DX 386TM SX
CPU
Introduced 1982 1985 1988 1989
Clock speeds 6 MHz - 12.5 16 MHz - 33 16 MHz - 33 25 MHz - 50
MHz MHz MHz MHz
Bus width 16 bits 32 bits 16 bits 32 bits
Number of transistors
134,000 275,000 275,000 1.2 million

Feature size (µm) 1.5 1 1 0.8 - 1

Addressable
16 MB 4 GB 16 MB 4 GB
memory
Virtual
1 GB 64 TB 64 TB 64 TB
memory
Cache — — — 8 kB

For the Glory of the Nation

(b) 1980s Processors
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Evolution of Intel Microprocessors
486TM SX Pentium Pentium Pro Pentium II
Introduced 1991 1993 1995 1997
16 MHz - 33 60 MHz - 166 150 MHz - 200 200 MHz - 300
Clock speeds
MHz MHz, MHz MHz
Bus width 32 bits 32 bits 64 bits 64 bits
Number of 1.185 million 3.1 million 5.5 million 7.5 million
transistors
Feature size (µm) 1 0.8 0.6 0.35
Addressable 4 GB 4 GB 64 GB 64 GB
memory
Virtual memory 64 TB 64 TB 64 TB 64 TB
512 kB L1 and 1
Cache 8 kB 8 kB 512 kB L2
MB L2

For the Glory of the Nation

(c) 1990s Processors
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
 Evolution of Intel Microprocessors
Core 2 Duo Core i7 EE
Pentium III Pentium 4
4960X
Introduced 1999 2000 2006 2013
Clock speeds 450 - 660 MHz 1.3 - 1.8 GHz 1.06 - 1.2 GHz 4 GHz
Bus
wid 64 bits 64 bits 64 bits 64 bits
th
Number of
9.5 million 42 million 167 million 1.86 billion
transistors
Feature size (nm) 250 180 65 22
Addressable 64 GB 64 GB 64 GB 64 GB
memory
Virtual memory 64 TB 64 TB 64 TB 64 TB
Cache 512 kB L2 256 kB L2 2 MB L2 1.5 MB L2/15
MB L3
Number of cores 1 1 2 6

For the Glory of the Nation (d) Recent Processors

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
The Evolution of the Intel x86 Architecture
• Two processor families are the Intel x86 and the ARM
architectures
• Current x86 offerings represent the results of decades of design
effort on complex instruction set computers (CISCs)
• An alternative approach to processor design is the reduced
instruction set computer (RISC)
• ARM architecture is used in a wide variety of embedded systems
and is one of the most powerful and best-designed RISC-based
systems on the market
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Highlights of the Evolution of the
Intel Product Line:
8080 8086 80286 80386 80486
• World’s first • A more powerful • Extension of the • Intel’s first 32-bit • Introduced the
general-purpose 16-bit machine 8086 enabling machine use of much
microprocessor • Has an addressing a 16- • First Intel more
• 8-bit machine, 8- instruction MB memory processor to sophisticated
bit data path to cache, or queue, instead of just support and powerful
memory that prefetches a 1MB multitasking cache
• Was used in the few instructions technology and
first personal before they are sophisticated
computer (Altair) executed instruction
• The first pipelining
appearance of • Also offered a
the x86 built-in math
architecture coprocessor
• The 8088 was a
variant of this
processor and
used in IBM’s
first personal
computer
(securing the
success of Intel
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Highlights of the Evolution of the
Intel Product Line:
Pentium
• Intel introduced the use of superscalar techniques, which allow multiple instructions
to execute in parallel
Pentium Pro
• Continued the move into superscalar organization with aggressive use of register
renaming, branch prediction, data flow analysis, and speculative execution
Pentium II
• Incorporated Intel MMX technology, which is designed specifically to process
video, audio, and graphics data efficiently
Pentium III
•Incorporated additional floating-point instructions
•Streaming SIMD Extensions (SSE)
Pentium 4
• Includes additional floating-point and other enhancements for multimedia
Core
• First Intel x86 micro-core
Core 2
• Extends the Core architecture to 64 bits
• Core 2 Quad provides four cores on a single chip
• More recent Core offerings have up to 10 cores per chip
For the Glory of the Nation
• An important addition to the architecture was the Advanced Vector Extensions
instruction set
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+
Embedded Systems
• The use of electronics and software within a
product
• Billions of computer systems are produced each
year that are embedded within larger devices
• Today many devices that use electric power
have an embedded computing system
• Often embedded systems are tightly coupled to
their environment
• This can give rise to real-time constraints imposed
by the need to interact with the environment
• Constraints such as required speeds of motion,
required precision of measurement, and required
time durations, dictate the timing of software
operations
• If multiple activities must be managed
simultaneously this imposes more complex real-
time constraints
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Custom
logic

Processor Memory

Human Diagnostic
interface port

A/D D/A
conversion Conversion

Actuators/
Sensors
indicators

For the Glory of the Nation Figure 1.14 Possible Organization of an Embedded System
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
The Internet of Things (IoT)
• Term that refers to the expanding interconnection of smart devices,
ranging from appliances to tiny sensors
• Is primarily driven by deeply embedded devices
• Generations of deployment culminating in the IoT:
• Information technology (IT)
• PCs, servers, routers, firewalls, and so on, bought as IT devices by enterprise IT people
and primarily using wired connectivity
• Operational technology (OT)
• Machines/appliances with embedded IT built by non-IT companies, such as medical
machinery, SCADA, process control, and kiosks, bought as appliances by enterprise OT
people and primarily using wired connectivity
• Personal technology
• Smartphones, tablets, and eBook readers bought as IT devices by consumers exclusively
using wireless connectivity and often multiple forms of wireless connectivity
• Sensor/actuator technology
• Single-purpose devices bought by consumers, IT, and OT people exclusively using
wireless connectivity, generally of a single form, as part of larger systems

• It is the fourth generation that is usually thought of as the IoT and it is marked by the use of billions of
embedded devices

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+
Embedded Application Processors
Operating versus
Systems Dedicated Processors

• There are two general • Application processors

approaches to developing an • Defined by the processor’s
ability to execute complex
embedded operating system operating systems
(OS): • General-purpose in nature
• Take an existing OS • An example is the smartphone
– the embedded system is
and adapt it for the designed to support
numerous apps and perform a
embedded application wide variety of functions
• Design and implement • Dedicated processor
an OS intended solely • Is dedicated to one or a small
number of specific tasks
for embedded use required by the host device
• Because such an embedded
system is dedicated to a
specific task or tasks, the
processor and associated
components can be
engineered to reduce size and
For the Glory of the Nation
cost

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Processor

Analog data A/D Temporary

RAM
acquisition converter data

Analog data D/A Program

ROM
transmission converter and data

Send/receive Serial I/O Permanent

EEPROM
data ports data

Peripheral Parallel I/O Timing

TIMER
interfaces ports System functions
bus

For the Glory of the Nation

Figure 1.15 Typical Microcontroller Chip Elements
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights
reserved.
+
Deeply Embedded Systems
• Subset of embedded systems
• Has a processor whose behavior is difficult to observe both
by the programmer and the user
• Uses a microcontroller rather than a microprocessor
• Is not programmable once the program logic for the device
has been burned into ROM
• Has no interaction with a user
• Dedicated, single-purpose devices that detect something in
the environment, perform a basic level of processing, and
then do something with the results
• Often have wireless capability and appear in networked
configurations, such as networks of sensors deployed over a
large area
• Typically have extreme resource constraints in terms of
memory, processor size, time, and power consumption
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 ARM
Refers to a processor architecture that has evolved from
RISC design principles and is used in embedded systems

Family of RISC-based microprocessors and microcontrollers

designed by ARM Holdings, Cambridge, England

Chips are high-speed processors that are known for their

small die size and low power requirements

Probably the most widely used embedded processor

architecture and indeed the most widely used processor
architecture of any kind in the world

Acorn RISC Machine/Advanced RISC Machine

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
+

ARM Products

Cortex-M
• Cortex-M0
Cortex-R • Cortex-M0+
• Cortex-M3
Cortex- • Cortex-M4
A/Cortex-
A50

For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Security Analog Interfaces Timers &Triggers Parallel I/O Ports Serial Interfaces
Periph Timer/
bus int counter Pin
Hard- reset USART USB
ware A/D D/A Low Real
AES con- con- energy time ctr
General External Low-
verter verter energy
Pulse Watch- purpose Inter- UART
counter dog tmr I/O rupts UART

Peripheral bus
32-bit bus

Voltage Voltage High fre- High freq Flash SRAM Debug DMA
regula- compar- quency RC crystal memory memory inter- control-
tor ator oscillator oscillator 64 kB 64 kB face ler

Brown- Low fre- Low freq Memory

Power- protec-
out de- quency RC crystal Cortex-M3 processor
on reset tion unit
tector oscillator oscillator
Energy management Clock management Core and memory

Microcontroller Chip
ICode SRAM &
interface peripheral I/F
Bus matrix

Debug logic

Memory
DAP protection unit

ARM
NVIC core ETM
Cortex-M3 Core
NVIC ETM Cortex-M3
interface interface
Processor
32-bit ALU
Hardware 32-bit
divider multiplier

Control Thumb
logic decode
Instruction Data
interface interface

For the Glory of the Nation Figure 1.16 Typical Microcontroller Chip Based on Cortex-M3

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

+
Cloud Computing
• NIST defines cloud computing as:
“A model for enabling ubiquitous, convenient,
on-demand network access to a shared
pool of configurable computing resources that can be
rapidly provisioned and released with minimal
management effort or service provider
interaction.”
• You get economies of scale, professional network
management, and professional security management
• The individual or company only needs to pay for the
storage capacity and services they need
• Cloud provider takes care of security
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Cloud Networking
• Refers to the networks and network management functionality
that must be in place to enable cloud computing
• One example is the provisioning of high-performance and/or
high-reliability networking between the provider and subscriber
• The collection of network capabilities required to access a cloud,
including making use of specialized services over the Internet,
linking enterprise data center to a cloud, and using firewalls and
other network security devices at critical points to enforce
access security policies

Cloud Storage
• Subset of cloud computing
• Consists of database storage and database applications hosted
remotely on cloud servers
• Enables small businesses and individual users to take advantage
of data storage that scales with their needs and to take
advantage of a variety of database applications without having
to buy, maintain, and manage the storage assets
For the Glory of the Nation

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights

reserved.
 Traditional IT Infrastructure as Platform as a Software as a
architecture a service (IaaS) service (PaaS) service (SaaS)

Managed
by client
Applications Applications Applications Applications

Managed by client
Application Application Application Application
Framework Framework Framework Framework

Compilers Compilers Compilers Compilers

Run-time Run-time Run-time Run-time

environment environment environment environment

Managed by CSP
Managed by CSP
Databases Databases Databases Databases

Operating Operating Operating Operating

system system system system

Managed by CSP
Virtual Virtual Virtual Virtual
machine machine machine machine
Server Server Server Server
hardware hardware hardware hardware

Storage Storage Storage Storage

Networking Networking Networking Networking

More complex Less complex

More upfront cost Lower upfront cost
Less scalable More scalable
More customizable Less customizable

IT = information technology
CSP = cloud service provider

For the Glory of the Nation

Figure 1.17 Alternative Information Technology Architectures
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+ Summary Basic Concepts and
Computer Evolution
Chapter 1

• Organization and architecture

• Structure and function
• Embedded systems
• The Internet of things
• Brief history of computers • Embedded operating
• The First Generation: systems
Vacuum tubes • Application processors
versus dedicated
• The Second Generation: processors
Transistors • Microprocessors versus
• The Third Generation: microcontrollers
Integrated Circuits • Embedded versus deeply
• Later generations embedded systems
• ARM architecture
• The evolution of the Intel x86 • ARM evolution
architecture
• Instruction set
architecture
• Cloud computing • ARM products
For the Glory of the Nation
• Basic concepts
• Cloud services
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.