USB Type-C Specification Release 1.2
USB Type-C Specification Release 1.2
NOTE: Adopters may only use the USB Type-C™ cable and connector to implement USB or third
party functionality as expressly described in this Specification; all other uses are prohibited.
LIMITED COPYRIGHT LICENSE: The USB 3.0 Promoters grant a conditional copyright license under
the copyrights embodied in the USB Type-C Cable and Connector Specification to use and reproduce
the Specification for the sole purpose of, and solely to the extent necessary for, evaluating whether to
implement the Specification in products that would comply with the specification. Without limiting
the foregoing, use of the Specification for the purpose of filing or modifying any patent application to
target the Specification or USB compliant products is not authorized. Except for this express
copyright license, no other rights or licenses are granted, including without limitation any patent
licenses. In order to obtain any additional intellectual property licenses or licensing commitments
associated with the Specification a party must execute the USB 3.0 Adopters Agreement. NOTE: By
using the Specification, you accept these license terms on your own behalf and, in the case where you
are doing this as an employee, on behalf of your employer.
All implementation examples and reference designs contained within this Specification are
included as part of the limited patent license for those companies that execute the USB 3.0
Adopters Agreement.
USB Type-C™ and USB-C™ are trademarks of the Universal Serial Bus Implementers Forum
(USB-IF). All product names are trademarks, registered trademarks, or service marks of
their respective owners.
CONTENTS
FIGURES
Figure 3-35 Recommended Differential Near-End and Far-End Crosstalk Requirement between USB
D+/D− Pair and USB SuperSpeed Pair .....................................................................................................................77
Figure 3-36 Illustration of Insertion Loss Fit at Nyquist Frequency ................................................................... 78
Figure 3-37 Input Pulse Spectrum ......................................................................................................................................79
Figure 3-38 IMR Limit as Function of ILfitatNq ............................................................................................................80
Figure 3-39 IRL Limit as Function of ILfitatNq .............................................................................................................82
Figure 3-40 Differential-to-Common-Mode Conversion Requirement .............................................................. 82
Figure 3-41 Requirement for Differential Coupling between CC and D+/D−.................................................. 83
Figure 3-42 Requirement for Single-Ended Coupling between CC and D− in USB 2.0 Type-C Cables . 84
Figure 3-43 Requirement for Single-Ended Coupling between CC and D− in USB Full-Featured Type-
C Cables ..................................................................................................................................................................................84
Figure 3-44 Requirement for Differential Coupling between VBUS and D+/D− ............................................. 85
Figure 3-45 Requirement for Single-Ended Coupling between SBU_A and SBU_B....................................... 86
Figure 3-46 Requirement for Single-Ended Coupling between SBU_A/SBU_B and CC ............................... 86
Figure 3-47 Requirement for Coupling between SBU_A and differential D+/D−, and SBU_B and
differential D+/D− .............................................................................................................................................................87
Figure 3-48 Illustration of USB Type-C Mated Connector........................................................................................ 88
Figure 3-49 Recommended Impedance Limits of a USB Type-C Mated Connector ...................................... 88
Figure 3-50 Recommended Ground Void Dimensions for USB Type-C Receptacle...................................... 89
Figure 3-51 Recommended Differential Near-End and Far-End Crosstalk Limits between D+/D− Pair
and SuperSpeed Pairs ......................................................................................................................................................91
Figure 3-52 Recommended Limits for Differential-to-Common-Mode Conversion..................................... 91
Figure 3-53 IMR Limit as Function of ILfitatNq for USB Type-C to Legacy Cable Assembly .................... 94
Figure 3-54 IRL Limit as Function of ILfitatNq for USB Type-C to Legacy Cable Assembly ..................... 94
Figure 3-55 Cable Assembly Shielding Effectiveness Testing ................................................................................ 98
Figure 3-56 Shielding Effectiveness Pass/Fail Criteria ............................................................................................. 98
Figure 3-57 LLCR Measurement Diagram .......................................................................................................................99
Figure 3-58 Temperature Measurement Point .......................................................................................................... 101
Figure 3-59 Example Current Rating Test Fixture Trace Configuration ........................................................ 102
Figure 3-60 Example of 4-Axis Continuity Test Fixture ......................................................................................... 104
Figure 3-61 Example Wrenching Strength Test Fixture for Plugs without Overmold ............................. 106
Figure 3-62 Reference Wrenching Strength Continuity Test Fixture .............................................................. 107
Figure 3-63 Example of Wrenching Strength Test Mechanical Failure Point .............................................. 107
Figure 3-64 Wrenching Strength Test with Cable in Fixture ............................................................................... 108
Figure 3-65 USB Type-C Cable Receptacle Flange Example ................................................................................. 110
Figure 3-66 EMC Guidelines for Side Latch and Mid-plate ................................................................................... 111
Figure 3-67 EMC Finger Connections to Plug Shell .................................................................................................. 111
Figure 3-68 EMC Pad Connections to Receptacle Shell .......................................................................................... 112
Figure 3-69 Examples of Connector Apertures.......................................................................................................... 112
Figure 3-70 Recommended Minimum Spacing between Connectors .............................................................. 113
Figure 3-71 Recommended Minimum Plug Overmold Clearance ..................................................................... 113
Figure 3-72 Cable Plug Overmold and an Angled Surface..................................................................................... 114
Figure 4-1 Cable IR Drop ...................................................................................................................................................... 117
Figure 4-2 Cable IR Drop for powered cables............................................................................................................. 117
Figure 4-3 Logical Model for Data Bus Routing across USB Type-C-based Ports ....................................... 121
Figure 4-4 Logical Model for USB Type-C-based Ports for the Direct Connect Device ............................ 121
Figure 4-5 Pull-Up/Pull-Down CC Model...................................................................................................................... 123
Figure 4-6 Current Source/Pull-Down CC Model...................................................................................................... 123
Figure 4-7 Source Functional Model for CC1 and CC2 ............................................................................................ 126
Figure 4-8 Source Functional Model Supporting USB PD PR_Swap ................................................................. 127
Figure 4-9 Sink Functional Model for CC1 and CC2 ................................................................................................. 128
Figure 4-10 UFP Functional Model Supporting USB PD PR_Swap and VCONN_Swap ................................ 129
Figure 4-11 DRP Functional Model for CC1 and CC2............................................................................................... 129
Figure 4-12 Connection State Diagram: Source ......................................................................................................... 134
Figure 4-13 Connection State Diagram: Sink .............................................................................................................. 135
Figure 4-14 Connection State Diagram: Sink with Accessory Support ........................................................... 136
Figure 4-15 Connection State Diagram: DRP .............................................................................................................. 137
Figure 4-16 Connection State Diagram: DRP with Accessory and Try.SRC Support ................................. 138
Figure 4-17 Connection State Diagram: DRP with Accessory and Try.SNK Support ................................ 139
Figure 4-18 Sink Power Sub-States ................................................................................................................................. 152
Figure 4-19 Source to Sink Functional Model ............................................................................................................ 155
Figure 4-20 Source to DRP Functional Model............................................................................................................. 156
Figure 4-21 DRP to Sink Functional Model .................................................................................................................. 157
Figure 4-22 DRP to DRP Functional Model – CASE 1 .............................................................................................. 158
Figure 4-23 DRP to DRP Functional Model – CASE 2 & 3 ...................................................................................... 159
Figure 4-24 Source to Source Functional Model ....................................................................................................... 161
Figure 4-25 Sink to Sink Functional Model .................................................................................................................. 162
Figure 4-26 Source to Legacy Device Port Functional Model .............................................................................. 163
Figure 4-27 Legacy Host Port to Sink Functional Model ....................................................................................... 164
Figure 4-28 DRP to Legacy Device Port Functional Model ................................................................................... 165
Figure 4-29 Legacy Host Port to DRP Functional Model ....................................................................................... 166
Figure 4-30 Sink Monitoring for Current in Pull-Up/Pull-Down CC Model .................................................. 169
Figure 4-31 Sink Monitoring for Current in Current Source/Pull-Down CC Model .................................. 169
Figure 4-32 USB PD over CC Pins ..................................................................................................................................... 170
Figure 4-33 USB PD BMC Signaling over CC ................................................................................................................ 170
Figure 4-34 USB Type-C Cable’s Output as a Function of Load for Non-PD-based USB Type-C
Charging .............................................................................................................................................................................. 172
Figure 4-35 0 – 3 A USB PD-based Charger USB Type-C Cable’s Output as a Function of Load.......... 173
Figure 4-36 3 – 5 A USB PD-based Charger USB Type-C Cable’s Output as a Function of Load.......... 173
Figure 4-37 Electronically Marked Cable with VCONN connected through the cable ................................ 175
Figure 4-38 Electronically Marked Cable with SOP’ at both ends ..................................................................... 176
Figure 4-39 DRP Timing ....................................................................................................................................................... 180
Figure 5-1 Pins Available for Reconfiguration over the Full-Featured Cable .............................................. 184
Figure 5-2 Pins Available for Reconfiguration for Direct Connect Applications......................................... 184
Figure 5-3 Alternate Mode Implementation using a USB Type-C to USB Type-C Cable .......................... 185
Figure 5-4 Alternate Mode Implementation using a USB Type-C to Alternate Mode Cable or Device
................................................................................................................................................................................................. 186
Figure 5-5 USB DisplayPort Dock Example ................................................................................................................. 188
Figure 5-6 Managed Active Cable Plug SOP’ and SOP” Assignment .................................................................. 191
Figure 5-7 Managed Active Cable ..................................................................................................................................... 192
Figure A-1 Example Passive 3.5 mm to USB Type-C Adapter .............................................................................. 197
Figure A-2 Example 3.5 mm to USB Type-C Adapter Supporting 500 mA Charge-Through ................. 198
Figure B-1 USB Type-C Debug Accessory Layered Behavior ............................................................................... 199
Figure B-2 DTS Plug Interface ........................................................................................................................................... 200
Figure B-3 Connection State Diagram: DTS Source.................................................................................................. 201
Figure B-4 Connection State Diagram: DTS Sink ....................................................................................................... 202
Figure B-5 Connection State Diagram: DTS DRP ....................................................................................................... 203
Figure B-6 TS Sink Power Sub-States ............................................................................................................................. 208
TABLES
Table 3-8 Reference Wire Gauges for standard USB Type-C Cable Assemblies ............................................. 60
Table 3-9 Reference Wire Gauges for USB Type-C to Legacy Cable Assemblies ............................................ 60
Table 3-10 USB Full-Featured Type-C Standard Cable Assembly Wiring ......................................................... 62
Table 3-11 USB 2.0 Type-C Standard Cable Assembly Wiring ............................................................................... 63
Table 3-12 USB Type-C to USB 3.1 Standard-A Cable Assembly Wiring ............................................................ 64
Table 3-13 USB Type-C to USB 2.0 Standard-A Cable Assembly Wiring ............................................................ 65
Table 3-14 USB Type-C to USB 3.1 Standard-B Cable Assembly Wiring ............................................................ 66
Table 3-15 USB Type-C to USB 2.0 Standard-B Cable Assembly Wiring ............................................................ 67
Table 3-16 USB Type-C to USB 2.0 Mini-B Cable Assembly Wiring ..................................................................... 68
Table 3-17 USB Type-C to USB 3.1 Micro-B Cable Assembly Wiring ................................................................... 69
Table 3-18 USB Type-C to USB 2.0 Micro-B Cable Assembly Wiring ................................................................... 70
Table 3-19 USB Type-C to USB 3.1 Standard-A Receptacle Adapter Assembly Wiring ............................... 72
Table 3-20 USB Type-C to USB 2.0 Micro-B Receptacle Adapter Assembly Wiring ...................................... 73
Table 3-21 Differential Insertion Loss Examples for USB SuperSpeed with Twisted Pair Construction
....................................................................................................................................................................................................74
Table 3-22 Differential Insertion Loss Examples for USB SuperSpeed with Coaxial Construction ....... 75
Table 3-23 Electrical Requirements for CC and SBU wires ..................................................................................... 83
Table 3-24 Coupling Matrix for Low Speed Signals ....................................................................................................83
Table 3-24 USB D+/D− Signal Integrity Requirements for USB Type-C to USB Type-C Passive Cable
Assemblies ............................................................................................................................................................................87
Table 3-25 USB Type-C Mated Connector Recommended Signal Integrity Characteristics
(Informative) .......................................................................................................................................................................89
Table 3-26 USB D+/D− Signal Integrity Requirements for USB Type-C to Legacy USB Cable
Assemblies ............................................................................................................................................................................92
Table 3-27 Design Targets for USB Type-C to USB 3.1 Gen 2 Legacy Cable Assemblies (Informative)93
Table 3-28 USB Type-C to USB 3.1 Gen 2 Legacy Cable Assembly Signal Integrity Requirements
(Normative) .........................................................................................................................................................................93
Table 3-29 USB D+/D− Signal Integrity Requirements for USB Type-C to Legacy USB Adapter
Assemblies (Normative) .................................................................................................................................................95
Table 3-30 Design Targets for USB Type-C to USB 3.1 Standard-A Adapter Assemblies (Informative)
....................................................................................................................................................................................................96
Table 3-31 USB Type-C to USB 3.1 Standard-A Receptacle Adapter Assembly Signal Integrity
Requirements (Normative) ...........................................................................................................................................97
Table 3-32 Current Rating Test PCB ............................................................................................................................... 101
Table 3-33 Force and Moment Requirements ............................................................................................................ 105
Table 3-34 Environmental Test Conditions ................................................................................................................ 108
Table 3-35 Reference Materials ........................................................................................................................................ 109
Table 4-1 USB Type-C List of Signals .............................................................................................................................. 115
Table 4-2 VBUS Source Characteristics ........................................................................................................................... 118
Table 4-3 USB Type-C Source Port’s VCONN Requirements Summary ............................................................. 118
Table 4-4 VCONN Source Characteristics........................................................................................................................ 119
Table 4-5 VCONN Sink Characteristics ............................................................................................................................. 119
Table 4-6 USB Type-C-based Port Interoperability ................................................................................................. 122
Table 4-7 Source Perspective............................................................................................................................................. 124
Table 4-8 Source (Host) and Sink (Device) Behaviors by State.......................................................................... 125
Table 4-9 USB PD Swapping Port Behavior Summary............................................................................................ 131
Table 4-10 Power Role Behavioral Model Summary............................................................................................... 132
Table 4-11 Source Port CC Pin State ............................................................................................................................... 140
Table 4-12 Sink Port CC Pin State .................................................................................................................................... 140
Table 4-13 Mandatory and Optional States ................................................................................................................. 154
Table 4-14 Precedence of power source usage.......................................................................................................... 167
Table 4-15 Source CC Termination (Rp) Requirements ........................................................................................ 177
Table 4-16 Sink CC Termination (Rd) Requirements ............................................................................................. 177
Table 4-17 Powered Cable Termination Requirements ........................................................................................ 177
Table 4-18 Sink CC Termination Requirements ........................................................................................................ 178
Hirose Electric Co., Ltd. Jeremy Buan Gourgen Oganessyan Sid Tono
William MacKillop
Intel Corporation Dave Ackelson James Jaussi Sankaran Menon
(USB 3.0 Promoter Mike Bell Luke Johnson Chee Lim Nge
company)
Kuan-Yu Chen Jerzy Kolinski Sridharan
Hengju Cheng Rolf Kuhnis Ranganathan
Bob Dunstan Christine Krause Brad Saunders
Paul Durley Henrik Leegaard Amit Srivastava
Howard Heck Yun Ling Ron Swartz
Hao-Han Hsu Xiang Li Karthi Vadivelu
Abdul (Rahman) Guobin Liu Rafal Wielicki
Ismail Steve McGowan
Revision History
1 Introduction
With the continued success of the USB interface, there exists a need to adapt USB technology
to serve newer computing platforms and devices as they trend toward smaller, thinner and
lighter form-factors. Many of these newer platforms and devices are reaching a point where
existing USB receptacles and plugs are inhibiting innovation, especially given the relatively
large size and internal volume constraints of the Standard-A and Standard-B versions of USB
connectors. Additionally, as platform usage models have evolved, usability and robustness
requirements have advanced and the existing set of USB connectors were not originally
designed for some of these newer requirements. This specification is to establish a new USB
connector ecosystem that addresses the evolving needs of platforms and devices while
retaining all of the functional benefits of USB that form the basis for this most popular of
computing device interconnects.
1.1 Purpose
This specification defines the USB Type-C™ receptacles, plug and cables.
The USB Type-C Cable and Connector Specification is guided by the following principles:
• Enable new and exciting host and device form-factors where size, industrial design
and style are important parameters
• Work seamlessly with existing USB host and device silicon solutions
• Enhance ease of use for connecting USB devices with a focus on minimizing user
confusion for plug and cable orientation
The USB Type-C Cable and Connector Specification defines a new receptacle, plug, cable and
detection mechanisms that are compatible with existing USB interface electrical and
functional specifications. This specification covers the following aspects that are needed to
produce and use this new USB cable/connector solution in newer platforms and devices, and
that interoperate with existing platforms and devices:
• USB Type-C receptacles, including electro-mechanical definition and performance
requirements
• USB Type-C plugs and cable assemblies, including electro-mechanical definition and
performance requirements
• USB Type-C to legacy cable assemblies and adapters
• USB Type-C-based device detection and interface configuration, including support
for legacy connections
• USB Power Delivery optimized for the USB Type-C connector
The USB Type-C Cable and Connector Specification defines a standardized mechanism that
supports Alternate Modes, such as repurposing the connector for docking-specific
applications.
1.2 Scope
This specification is intended as a supplement to the existing USB 2.0, USB 3.1 and USB Power
Delivery specifications. It addresses only the elements required to implement and support
the USB Type-C receptacles, plugs and cables.
1.4 Conventions
1.4.1 Precedence
If there is a conflict between text, figures, and tables, the precedence shall be tables, figures,
and then text.
1.4.2 Keywords
The following keywords differentiate between the levels of requirements and options.
1.4.2.1 Informative
Informative is a keyword that describes information with this specification that intends to
discuss and clarify requirements and features as opposed to mandating them.
1.4.2.2 May
May is a keyword that indicates a choice with no implied preference.
1.4.2.3 N/A
N/A is a keyword that indicates that a field or value is not applicable and has no defined
value and shall not be checked or used by the recipient.
1.4.2.4 Normative
Normative is a keyword that describes features that are mandated by this specification.
1.4.2.5 Optional
Optional is a keyword that describes features not mandated by this specification. However,
if an optional feature is implemented, the feature shall be implemented as defined by this
specification (optional normative).
1.4.2.6 Reserved
Reserved is a keyword indicating reserved bits, bytes, words, fields, and code values that are
set-aside for future standardization. Their use and interpretation may be specified by future
extensions to this specification and, unless otherwise stated, shall not be utilized or adapted
by vendor implementation. A reserved bit, byte, word, or field shall be set to zero by the
sender and shall be ignored by the receiver. Reserved field values shall not be sent by the
sender and, if received, shall be ignored by the receiver.
1.4.2.7 Shall
Shall is a keyword indicating a mandatory (normative) requirement. Designers are
mandated to implement all such requirements to ensure interoperability with other
compliant Devices.
1.4.2.8 Should
Should is a keyword indicating flexibility of choice with a preferred alternative. Equivalent
to the phrase “it is recommended that”.
1.4.3 Numbering
Numbers that are immediately followed by a lowercase “b” (e.g., 01b) are binary values.
Numbers that are immediately followed by an uppercase “B” are byte values. Numbers that
are immediately followed by a lowercase “h” (e.g., 3Ah) are hexadecimal values. Numbers
not immediately followed by either a “b”, “B”, or “h” are decimal values.
Term Description
Accessory Mode A reconfiguration of the connector based on the presence of Rd/Rd
or Ra/Ra on CC1/CC2, respectively.
Active cable An Electronically Marked Cable with additional electronics to
condition the data path signals.
Alternate Mode Operation defined by a vendor or standards organization that is
associated with a SVID assigned by the USB-IF. Entry and exit into
and from an Alternate Mode is controlled by the USB PD Structured
VDM Enter Mode and Exit Mode commands.
Audio Adapter The Accessory Mode defined by the presence of Ra/Ra on CC1/CC2,
Accessory Mode respectively. See Appendix A.
BFSK Binary Frequency Shift Keying used for USB PD communication over
V BUS .
BMC Biphase Mark Coding used for USB PD communication over the CC
wire.
Captive cable A cable that is terminated on one end with a USB Type-C plug and
has a vendor-specific connect means (hardwired or custom
detachable) on the opposite end.
CC Configuration Channel (CC) used in the discovery, configuration and
management of connections across a USB Type-C cable.
Debug Accessory The Accessory Mode defined by the presence of Rd/Rd or Rp/Rp on
Mode (DAM) CC1/CC2, respectively. See Appendix B.
Debug and Test The combined hardware and software system that provides a
System (DTS) system developer debug visibility and control when connected to a
Target System in Debug Accessory Mode.
Default V BUS V BUS voltage as defined by the USB 2.0 and USB 3.1 specifications.
Note: where used, 5 V connotes the same meaning.
Term Description
DFP Downstream Facing Port, specifically associated with the flow of
data in a USB connection. Typically the ports on a host or the ports
on a hub to which devices are connected. In its initial state, the DFP
sources V BUS and V CONN , and supports data. A charge-only DFP port
only sources V BUS .
Direct connect The host’s DFP is connected directly with no USB hub in between,
either via a cable or without (e.g., thumb drive), to the device’s UFP.
DRD The acronym used in this specification to refer to a USB port that
(Dual-Role-Data) can operate as either a DFP (Host) or UFP (Device). The role that
the port initially takes is determined by the port’s power role at
attach. A Source port takes on the data role of a DFP and a Sink port
takes on the data role of a UFP. The port’s data role may be
changed dynamically using USB PD Data Role Swap.
DRP The acronym used in this specification to refer to a USB port that
(Dual-Role-Power) can operate as either a Source or a Sink. The role that the port
offers may be fixed to either a Source or Sink or may alternate
between the two port states. Initially when operating as a Source,
the port will also take on the data role of a DFP and when operating
as a Sink, the port will also take on the data role of a UFP. The
port’s power role may be changed dynamically using USB PD Power
Role Swap.
DR_Swap USB PD Data Role Swap.
Electronically A USB Type-C cable that uses USB PD to provide the cable’s
Marked Cable characteristics.
eMarker The element in an Electronically Marked Cable that returns
information about the cable in response to a USB PD Discover
Identity command.
Initiator The port initiating a Vendor Defined Message. It is independent of
the port’s PD role (e.g., Provider, Consumer, Provider/Consumer, or
Consumer/Provider). In most cases, the Initiator will be a host.
Passive cable A cable that does not incorporate any electronics to condition the
data path signals. A passive cable may or may not be electronically
marked.
Port Partner Refers to the port (device or host) a port is attached to.
Powered cable A cable with electronics in the plug that requires V CONN indicated
by the presence of Ra between the V CONN pin and ground.
PR_Swap USB PD Power Role Swap.
Responder The port responding to the Initiator of a Vendor Defined Message
(VDM). It is independent of the port’s PD role (e.g., Provider,
Consumer, Provider/Consumer, or Consumer/Provider). In most
cases, the Responder will be a device.
SBU Sideband Use.
SID A Standard ID (SID) is a unique 16-bit value assigned by the USB-IF
to identify an industry standard.
Term Description
Sink Port asserting Rd on CC and when attached is consuming power
from V BUS ; most commonly a Device.
Source Port asserting Rp on CC and when attached is providing power over
V BUS ; most commonly a Host or Hub DFP.
SVID General reference to either a SID or a VID. Used by USB PD
Structured VDMs when requesting SIDs and VIDs from a device.
Target System (TS) The system being debugged in Debug Accessory Mode.
Type-A A general reference to all versions of USB “A” plugs and receptacles.
Type-B A general reference to all versions of USB “B” plugs and receptacles.
Type-C Plug A USB plug conforming to the mechanical and electrical
requirements in this specification.
Type-C Port The USB port associated to a USB Type-C receptacle. This includes
the USB signaling, CC logic, multiplexers and other associated logic.
Type-C Receptacle A USB receptacle conforming to the mechanical and electrical
requirements of this specification.
UFP Upstream Facing Port, specifically associated with the flow of data
in a USB connection. The port on a device or a hub that connects to
a host or the DFP of a hub. In its initial state, the UFP sinks V BUS
and supports data.
USB 2.0 Type-C A USB Type-C to Type-C cable that only supports USB 2.0 data
Cable operation. This cable does not include USB 3.1 or SBU wires.
USB 2.0 Type-C A USB Type-C plug specifically designed to implement the USB 2.0
Plug Type-C cable.
USB Full-Featured A USB Type-C to Type-C cable that supports USB 2.0 and USB 3.1
Type-C Cable data operation. This cable includes SBU wires.
USB Full-Featured A USB Type-C plug specifically designed to implement the USB Full-
Type-C Plug Featured Type-C cable.
V CONN -powered An accessory that is powered from V CONN to operate in an Alternate
accessory Mode.
V CONN _Swap USB PD V CONN Swap.
VDM Vendor Defined Message as defined by the USB PD specification.
VID A Vendor ID (VID) is a unique 16-bit value assigned by the USB-IF to
identify a vendor.
vSafe0V V BUS “0 volts” as defined by the USB PD specification.
vSafe5V V BUS “5 volts” as defined by the USB PD specification.
2 Overview
2.1 Introduction
The USB Type-C™ receptacle, plug and cable provide a smaller, thinner and more robust
alternative to existing USB 3.1 interconnect (Standard and Micro USB cables and
connectors). This new solution targets use in very thin platforms, ranging from ultra-thin
notebook PCs down to smart phones where existing Standard-A and Micro-AB receptacles
are deemed too large, difficult to use, or inadequately robust. Some key specific
enhancements include:
• The USB Type-C receptacle may be used in very thin platforms as its total system
height for the mounted receptacle is under 3 mm
• The USB Type-C plug enhances ease of use by being plug-able in either upside-up or
upside-down directions
• The USB Type-C cable enhances ease of use by being plug-able in either direction
between host and devices
While the USB Type-C interconnect no longer physically differentiates plugs on a cable by
being an A-type or B-type, the USB interface still maintains such a host-to-device logical
relationship. Determination of this host-to-device relationship is accomplished through a
Configuration Channel (CC) that is connected through the cable. In addition, the
Configuration Channel is used to set up and manage power and Alternate/Accessory Modes.
Using the Configuration Channel, the USB Type-C interconnect defines a simplified 5 volt
V BUS -based power delivery and charging solution that supplements what is already defined
in the USB 3.1 Specification. More advanced power delivery and battery charging features
over the USB Type-C interconnect are based on the USB Power Delivery Specification. As a
product implementation improvement, the USB Type-C interconnect shifts the USB PD
communication protocol from being communicated over V BUS to being delivered across the
USB Type-C Configuration Channel.
The USB Type-C receptacle, plug and cable designs are intended to support future USB
functional extensions. As such, consideration was given to frequency scaling performance,
pin-out arrangement and the configuration mechanisms when developing this solution. The
definition of future USB functional extensions is not in the scope of this specification but
rather will be provided in future releases of the base USB Specification, i.e., beyond the
existing USB 3.1 Specification.
Figure 2-1 illustrates the comprehensive functional signal plan for the USB Type-C
receptacle, not all signals shown are required in all platforms or devices. As shown, the
receptacle signal list functionally delivers both USB 2.0 (D+ and D−) and USB 3.1 (TX and RX
pairs) data buses, USB power (V BUS ) and ground (GND), Configuration Channel signals (CC1
and CC2), and two Sideband Use (SBU) signal pins. Multiple sets of USB data bus signal
locations in this layout facilitate being able to functionally map the USB signals independent
of plug orientation in the receptacle. For reference, the signal pins are labeled.
Figure 2-2 illustrates the comprehensive functional signal plan for the USB Type-C plug.
Only one CC pin is connected through the cable to establish signal orientation and the other
CC pin is repurposed as V CONN for powering electronics in the USB Type-C plug. Also, only
one set of USB 2.0 D+/D− wires are implemented in a USB Type-C cable. For USB Type-C
cables that only intend to support USB 2.0 functionality, the USB 3.1 and SBU signals are not
implemented.
• USB Full-Featured Type-C cable with a USB Full-Featured Type-C plug at both ends
for USB 3.1 and full-featured applications
• USB 2.0 Type-C cable with a USB 2.0 Type-C plug at both ends for USB 2.0
applications
• Captive cable with either a USB Full-Featured Type-C plug or USB 2.0 Type-C plug at
one end
All of the defined USB Type-C receptacles, plugs and cables support USB charging
applications, including support for the optional USB Type-C-specific implementation of the
USB Power Delivery Specification (See Section 4.6.2.4).
All USB Full-Featured Type-C cables are electronically marked. USB 2.0 Type-C cables may
be electronically marked. See Section 4.9 for the requirements of Electronically Marked
Cables.
The following USB Type-C to USB legacy cables and adapters are defined.
• USB 3.1 Type-C to Legacy Host cable with a USB Full-Featured Type-C plug at one end
and a USB 3.1 Standard-A plug at the other end – this cable supports use of a USB
Type-C-based device with a legacy USB host
• USB 2.0 Type-C to Legacy Host cable with a USB 2.0 Type-C plug at one end and a USB
2.0 Standard-A plug at the other end – this cable supports use of a USB Type-C-based
device with a legacy USB 2.0 host (primarily for mobile charging and sync
applications)
• USB 3.1 Type-C to Legacy Device cable with a USB Full-Featured Type-C plug at one
end and a USB 3.1 Standard-B plug at the other end – this cable supports use of legacy
USB 3.1 hubs and devices with a USB Type-C-based host
• USB 2.0 Type-C to Legacy Device cable with a USB 2.0 Type-C plug at one end and a
USB 2.0 Standard-B plug at the other end – this cable supports use of legacy USB 2.0
hubs and devices with a USB Type-C-based host
• USB 2.0 Type-C to Legacy Mini Device cable with a USB 2.0 Type-C plug at one end
and a USB 2.0 Mini-B plug at the other end – this cable supports use of legacy devices
with a USB 2.0 Type-C-based host
• USB 3.1 Type-C to Legacy Micro Device cable with a USB Full-Featured Type-C plug at
one end and a USB 3.1 Micro-B plug at the other end – this cable supports use of
legacy USB 3.1 hubs and devices with a USB Type-C-based host
• USB 2.0 Type-C to Legacy Micro Device cable with a USB 2.0 Type-C plug at one end
and a USB 2.0 Micro-B plug at the other end – this cable supports use of legacy USB 2.0
hubs and devices with a USB Type-C-based host
• USB 3.1 Type-C to Legacy Standard-A adapter with a USB Full-Featured Type-C plug
at one end and a USB 3.1 Standard-A receptacle at the other end – this adapter
supports use of a legacy USB “thumb drive” style device or a legacy USB ThinCard
device with a USB 3.1 Type-C-based host
• USB 2.0 Type-C to Legacy Micro-B adapter with a USB 2.0 Type-C plug at one end and
a USB 2.0 Micro-B receptacle at the other end – this adapter supports charging a USB
Type-C-based mobile device using a legacy USB Micro-B-based chargers, either captive
cable-based or used in conjunction with a legacy USB 2.0 Standard-A to Micro-B cable
USB Type-C receptacle to USB legacy adapters are explicitly not defined or allowed. Such
adapters would allow many invalid and potentially unsafe cable connections to be
constructed by users.
Two pins on the USB Type-C receptacle, CC1 and CC2, are used for this purpose. Within a
standard USB Type-C cable, only a single CC pin position within each plug of the cable is
connected through the cable.
Power is not applied to the USB Type-C host or hub receptacle (V BUS or V CONN ) until the
Source detects the presence of an attached device (Sink) port. When a Source-to-Sink attach
is detected, the Source is expected to enable power to the receptacle and proceed to normal
USB operation with the attached device. When a Source-to-Sink detach is detected, the port
sourcing V BUS removes power.
2.3.3 Initial Power (Source-to-Sink) Detection and Establishing the Data (Host-to-Device)
Relationship
Unlike existing USB Type-A and USB Type-B receptacles and plugs, the mechanical
characteristics of the USB Type-C receptacle and plug do not inherently establish the
relationship of USB host and device ports. The CC pins on the receptacle also serve to
establish an initial power (Source-to-Sink) and data (Host-to-Device) relationships prior to
the normal USB enumeration process.
For the purpose of defining how the CC pins are used to establish the initial power
relationship, the following port power behavior modes are defined.
Additionally, when a port supports USB data operation, a port’s data behavior modes are
defined.
The DFP-only and UFP-only ports behaviorally map to traditional USB host ports and USB
device ports, respectively but may not necessarily do USB data communication. When a
host-only port is attached to a device-only port, the behavior from the user’s perspective
follows the traditional USB host-to-device port model. However, the USB Type-C connector
solution does not physically prevent host-to-host or device-to-device connections. In this
case, the resulting host-to-host or device-to-device connection results in a safe but non-
functional situation.
Once initially established, the Source supplies V BUS and behaves as a DFP, and the Sink
consumes V BUS and behaves as a UFP. USB PD, when supported by both ports, may then be
used to independently swap both the power and data roles of the ports.
A port that supports dual-role operation by being able to shift to the appropriate connected
mode when attached to either a Source-only or Sink-only port is a DRP. In the special case
of a DRP being attached to another DRP, an initialization protocol across the CC pins is used
to establish the initial host-to-device relationship. Given no role-swapping intervention, the
determination of which is DFP or UFP is random from the user’s perspective.
Two independent set of mechanisms are defined to allow a USB Type-C DRP to functionally
swap power and data roles. When USB PD is supported, power and data role swapping is
performed as a subsequent step following the initial connection process. For non-PD
implementations, power/data role swapping can optionally be dealt with as part of the
initial connection process. To improve the user’s experience when connecting devices that
are of categorically different types, products may be implemented to strongly prefer being a
DFP or a UFP, such that the DFP/UFP determination becomes predictable when connecting
two DRPs of differing categories. See Section 4.5.1.4 for more on available swapping
mechanisms.
As an alternative to role swapping, a USB Type-C DRP may provide useful functionality by
when operating as a host, exposing a CDC/network (preferably TCP/IP) stack or when
operating as a device, exposing a CDC/network interface.
USB hubs have two types of ports, a UFP that is connected up to a DFP (host or another hub)
that initially functions as a Sink, and one or more DFPs for connecting other devices that
initially function as Sources.
Three current levels at default V BUS are defined by USB Type-C Current:
• Default values as defined by a USB Specification
(500 mA for USB 2.0 ports, 900 mA for USB 3.1 ports)
• 1.5 A
• 3.0 A
The higher USB Type-C Current levels that can be advertised allows hosts and devices that
do not implement USB PD to take advantage of higher charging current.
The USB PD Bi-phase Mark Coded (BMC) communications are carried on the CC wire of the
USB Type-C cable.
2.4 V BUS
V BUS provides a path to deliver power between a host and a device, and between a USB
power charger and a host/device. A simplified high-current supply capability is defined for
hosts and chargers that optionally support current levels beyond the USB 2.0 and USB 3.1
specifications. The USB Power Delivery Specification is supported.
Table 2-1 summarizes the power supply options available from the perspective of a device
with the USB Type-C connector. Not all options will be available to the device from all host
or hub ports – only the first two listed options are mandated by the base USB specifications
and form the basis of USB Type-C Current at the Default USB Power level.
Nominal Maximum
Mode of Operation Voltage Current Notes
The USB Type-C receptacle is specified for current capability of 5 A whereas standard USB
Type-C cable assemblies are rated for 3 A. The higher rating of the receptacle enables
systems to deliver more power over directly attached docking solutions or using
appropriately designed chargers with captive cables when implementing USB PD. Also, USB
Type-C cable assemblies designed for USB PD and appropriately identified via electronic
marking are allowed to support up to 5 A.
2.5 V CONN
Once the connection between host and device is established, the CC pin (CC1 or CC2) in the
receptacle that is not connected via the CC wire through the standard cable is repurposed to
source V CONN to power circuits in the plug needed to implement Electronically Marked
Cables (see Section 4.9). Initially, the source supplies V CONN and the source of V CONN may be
swapped using USB PD V CONN _Swap.
Electronically marked cables may use V BUS instead of V CONN as V BUS is available across the
cable. V CONN functionally differs from V BUS in that it is isolated from the other end of the
cable. V CONN is independent of V BUS and, unlike V BUS which can use USB PD to support
higher voltages, V CONN voltage is fixed at 5 V.
2.6 Hubs
USB hubs implemented with USB Type-C receptacles are required to clearly identify the
upstream facing port. This requirement is needed because a user can no longer know which
port on a hub is the upstream facing port and which ports are the downstream facing ports
by the type of receptacles that are exposed, i.e., USB Type-B is the upstream facing port and
USB Type-A is a downstream facing port.
3 Mechanical
3.1 Overview
3.1.1 Compliant Connectors
The USB Type-C™ specification defines the following standard connectors:
• USB Type-C receptacle
• USB Full-Featured Type-C plug
• USB 2.0 Type-C plug
CC2-3 3A Optional
C C USB 2.0 ≤4m Supported
CC2-5 5A Required
USB Type-C products are also allowed to have a captive cable. See Section 3.4.3.
USB
Cable Ref Plug 1 4 Plug 2 4 Cable Length Current Rating
Version
AC2-3 USB 2.0 Standard-A USB 2.0 Type-C 1 USB 2.0 ≤4m 3A
USB 3.1
AC3G2-3 USB 3.1 Standard-A USB Full-Featured Type-C 1 ≤1m 3A
Gen2
CB2-3 USB 2.0 Type-C 2 USB 2.0 Standard-B USB 2.0 ≤4m 3A
USB 3.1
CB3G2-3 USB Full-Featured Type-C 2 USB 3.1 Standard-B ≤1m 3A
Gen2
CmB2 USB 2.0 Type-C 2 USB 2.0 Mini-B USB 2.0 ≤4m 500 mA
CμB2-3 USB 2.0 Type-C 2 USB 2.0 Micro-B USB 2.0 ≤2m 3A
USB 3.1
CμB3G2-3 USB Full-Featured Type-C 2 USB 3.1 Micro-B ≤1m 3A
Gen2
Notes:
1. USB Type-C plugs associated with the “B” end of a legacy adapter cable are required to have Rp (56 kΩ ± 5%)
termination incorporated into the plug assembly – see Section 4.5.3.2.2.
2. USB Type-C plugs associated with the “A” end of a legacy adapter cable are required to have Rd (5.1 kΩ ± 20%)
termination incorporated into the plug assembly – see Section 4.5.3.2.1.
3. Refer to Section 3.7.4.3 for the mated resistance and temperature rise required for the legacy plugs.
Adapter USB
Plug Receptacle 3 Cable Length Current Rating
Ref Version
CμBR2-3 USB 2.0 Type-C 1 USB 2.0 Micro-B USB 2.0 ≤ 0.15 m 3A
USB 3.1
CAR3G1-3 USB Full-Featured Type-C 2 USB 3.1 Standard-A ≤ 0.15 m 3A
Gen1
Notes:
1. USB Type-C plugs associated with the “B” end of a legacy adapter are required to have Rp (56 kΩ ± 5%)
termination incorporated into the plug assembly – see Section 4.5.3.2.2.
2. USB Type-C plugs associated with the “A” end of a legacy adapter are required to have Rd (5.1 kΩ ± 20%)
termination incorporated into the plug assembly – see Section 4.5.3.2.1.
3. Refer to Section 3.7.5.3 for the mated resistance and temperature rise required for the legacy receptacles.
Key features, configuration options, and design areas that need attention:
1. Figure 3-1 shows a vertical-mount receptacle. Other PCB mounting types such as
right-angle mount and mid-mount are allowed.
2. A mid-plate is required between the top and bottom signals inside the receptacle
tongue to manage crosstalk in full-featured applications. The mid-plate shall be
connected to the PCB ground with at least two grounding points. A reference design
of the mid-plate is provided in Section 3.2.2.1.
3. Retention of the cable assembly in the receptacle is achieved by the side-latches in
the plug and features on the sides of the receptacle tongue. Side latches are required
for all plugs except plugs used for docking with no cable attached. Side latches shall
be connected to ground inside the plug. A reference design of the side latches is
provided in Section 3.2.2.2 along with its grounding scheme. Docking applications
may not have side latches, requiring special consideration regarding EMC
(Electromagnetic Compatibility).
4. The EMC shielding springs are required inside the cable plug. The shielding spring
shall be connected to the plug shell. No EMC shielding spring finger tip of the USB
Full-Featured Type-C plug or USB 2.0 Type-C plug shall be exposed in the plug
housing opening of the unmated USB Type-C plug (see Figure 3-10). Section 3.2.2.3
shows reference designs of the EMC spring.
5. Shorting of any signal or power contact spring to the plug metal shell is not allowed.
The spring in the deflected state should not touch the plug shell. An isolation layer
(e.g., Kapton tape placed on the plug shell) is recommended to prevent accidental
shorting due to plug shell deformation.
6. The USB Type-C receptacle shall provide an EMC ground return path through one of
the following options:
• Fingers in the receptacle outer shell
• Internal EMC pads
• Both external fingers in the shell and internal EMC pads
If fingers in the receptacle outer shell are used, then the receptacle springs shall
contact the mated plug within the zones defined in Figure 3-2. A minimum of four
separate contact points are required. Additional fingers and points of contact are
allowed. See Section 3.2.2.4 for a reference design of receptacle outer shell fingers.
If internal EMC pads are present in the receptacle, then they shall comply with the
requirements defined in Figure 3-1. The shielding pads shall be connected to the
receptacle shell. If no receptacle shell is present, then the receptacle shall provide a
means to connect the shielding pad to ground. See Section 3.2.2.3 for a reference
design of the shielding pad and ground connection.
7. This specification defines the USB Type-C receptacle shell length of 6.20 mm as a
reference dimension. The USB Type-C receptacle is designed to have shell length of
6.20 ± 0.20 mm to provide proper mechanical and electrical mating of the plug to the
receptacle (e.g., full seating of the plug in the receptacle and protection of the
receptacle tongue during insertion/withdrawal). The USB Type-C receptacle at the
system level should be implemented such that the USB Type-C receptacle connector
mounted in the associated system hardware has an effective shell length equal to
6.20 ± 0.20 mm.
8. The USB Type-C connector mating interface is defined so that the electrical
connection may be established without the receptacle shell. To prevent excessive
misalignment of the plug when it enters or exits the receptacle, the enclosure should
have features to guide the plug for insertion and withdrawal when a modified
receptacle shell is present. If the USB Type-C receptacle shell is modified from the
specified dimension, then the recommended lead in from the receptacle tongue to
the plug point of entry is 1.5 mm minimum when mounted in the system.
This specification allows receptacle configurations with a conductive shell, a non-
conductive shell, or no shell. The following requirements apply to the receptacle
contact dimensions shown in SECTION A-A and ALTERNATE SECTION A-A shown in
Figure 3-1:
• If the receptacle shell is conductive, then the receptacle contact dimensions
of SECTION A-A shown in Figure 3-1 shall be used. The contact dimensions
of ALTERNATE SECTION A-A are not allowed.
• If the receptacle shell is non-conductive, then the receptacle contact
dimensions of ALTERNATE SECTION A-A shown in Figure 3-1 shall be used.
The contact dimensions of SECTION A-A are not allowed.
• If there is no receptacle shell, then the receptacle contact dimensions of
either SECTION A-A or ALTERNATE SECTION A-A shown in Figure 3-1 may
be used. If there is no receptacle shell and the receptacle is used in an
implementation that does not effectively provide a conductive shell, then a
receptacle with the contact dimensions of ALTERNATE SECTION A-A shown
in Figure 3-1 should be used.
9. A paddle card (e.g., PCB) may be used in the USB Type-C plug to manage wire
termination and electrical performance. Section 3.2.2.5 includes the guidelines and a
design example for a paddle card.
10. This specification does not define standard footprints. Figure 3-4 shows an example
SMT (surface mount) footprint for the vertical receptacle shown in Figure 3-1.
Additional reference footprints and mounting configurations are shown in Figure
3-5, Figure 3-6, Figure 3-7, and Figure 3-8.
11. The receptacle shell shall be connected to the PCB ground plane.
12. All V BUS pins shall be connected together in the USB Type-C plug.
13. All Ground return pins shall be connected together in the USB Type-C plug.
14. All V BUS pins shall be connected together at the USB Type-C receptacle when it is in
its mounted condition (e.g., all V BUS pins bussed together in the PCB).
15. All Ground return pins shall be connected together at the USB Type-C receptacle
when it is in its mounted condition (e.g., all Ground return pins bussed together in
the PCB).
ALTERNATE SECTION A-A dimensions for use if the receptacle shell is non-conductive or there is no receptacle
shell. This configuration is not allowed for receptacles with a conductive shell. See text for full requirements.
Figure 3-2 Reference Design USB Type-C Plug External EMC Spring Contact Zones
Figure 3-4 Reference Footprint for a USB Type-C Vertical Mount Receptacle
(Informative)
Figure 3-5 Reference Footprint for a USB Type-C Dual-Row SMT Right Angle
Receptacle (Informative)
Figure 3-6 Reference Footprint for a USB Type-C Hybrid Right-Angle Receptacle
(Informative)
Figure 3-7 Reference Footprint for a USB Type-C Mid-Mount Dual-Row SMT Receptacle
(Informative)
Figure 3-8 Reference Footprint for a USB Type-C Mid-Mount Hybrid Receptacle
(Informative)
This specification requires that all contacts be present in the mating interface of the USB
Type-C receptacle connector, but allows the plug to include only the contacts required for
USB PD and USB 2.0 functionality for applications that only support USB 2.0. The USB 2.0
Type-C plug is shown in Figure 3-9. The following design simplifications may be made when
only USB 2.0 is supported:
• Only the contacts necessary to support USB PD and USB 2.0 are required in the plug.
All other pin locations may be unpopulated. See Table 3-5. All contacts are required
to be present in the mating interface of the USB Type-C receptacle connector.
• Unlike the USB Full-Featured Type-C plug, the internal EMC springs may be formed
from the same strip as the signal, power, and ground contacts. The internal EMC
springs contact the inner surface of the plug shell and mate with the receptacle EMC
pads when the plug is seated in the receptacle. Alternately, the USB 2.0 Type-C plug
may use the same EMC spring configuration as defined for the USB Full-Featured
Type-C plug. The USB 2.0 Type-C plug four EMC spring locations are defined in
Figure 3-9. The alternate configuration using the six spring locations is defined in
Figure 3-1. Also refer to the reference designs in 3.2.2.3 for further clarification.
• A paddle card inside the plug may not be necessary if wires are directly attached to
the contact pins.
Figure 3-10 USB Type-C Plug EMC Shielding Spring Tip Requirements
• The distance between the signal contacts and the mid-plate should be accurately
controlled since the variation of this distance may significantly impact impedance of
the connector.
• The mid-plate in this particular design protrudes slightly beyond the front surface of
the tongue. This is to protect the tongue front surface from damage caused by miss-
insertion of small objects into the receptacle.
• The mid-plate is required to be directly connected to the PCB ground with at least
two grounding points.
• The sides of the mid-plate mate with the plug side latches, making ground
connections to reduce EMC. Proper surface finishes are necessary in the areas
where the side latches and mid-plate connections occur.
Figure 3-13 Illustration of the Latch Soldered to the Paddle Card Ground
Figure 3-14 Reference Design of the USB Full-Featured Type-C Plug Internal EMC
Spring
Figure 3-15 Reference Design of the USB 2.0 Type-C Plug Internal EMC Spring
It is critical that the internal EMC spring contacts the plug shell as close to the EMC spring
mating interface as possible to minimize the length of the return path.
The internal EMC pad (i.e., ground plate) shown in Figure 3-16 is inside the receptacle. It
mates with the EMC spring in the plug. To provide an effective ground return, the EMC pads
should have multiple connections with the receptacle shell.
Figure 3-17 Reference Design of a USB Type-C Receptacle with External EMC Springs
• The paddle card should use high performance substrate material. The recommended
paddle card thickness should have a tolerance less than or equal to ± 10%.
• The USB SuperSpeed traces should be as short as possible and have a nominal
differential characteristic impedance of 85 Ω.
• The wire attach should have two high speed differential pairs on one side and two
other high speed differential pairs on the other side, separated as far as practically
allowed.
• It is recommended that a grounded coplanar waveguide (CPWG) system be selected
as a transmission line method.
• Use of vias should be minimized.
• V BUS pins should be bussed together on the paddle card.
• GND pins should be bussed together on the paddle card.
Figure 3-18 Reference Design for a USB Full-Featured Type-C Plug Paddle Card
Configuration
A8 SBU1 Sideband Use (SBU) Second B5 CC2 Second
Channel
Notes:
1. Contacts B6 and B7 should not be present in the USB Type-C plug. The receptacle side shall support
the USB 2.0 differential pair present on Dp1/Dn1 or Dp2/Dn2. The plug orientation determines
which pair is active. In one implementation, Dp1 and Dp2 may be shorted on the host/device as close
to the receptacle as possible to minimize stub length; Dn1 and Dn2 may also be shorted. The
maximum shorting trace length should not exceed 3.5 mm.
2. All V BUS pins shall be connected together within the USB Type-C plug and shall be connected
together at the USB Type-C receptacle connector when the receptacle is in its mounted condition
(e.g., all V BUS pins bussed together on the PCB).
3. All Ground return pins shall be connected together within the USB Type-C plug and shall be
connected together at the USB Type-C receptacle connector when the receptacle is in its mounted
condition (e.g., all ground return pins bussed together on the PCB).
4. If the contact dimensions shown in Figure 3-1 ALTERNATE SECTION A-A are used, then the V BUS
contacts (A4, A9, B4 and B9) mate second, and signal contacts (A2, A3, A5, A6, A7, A8, A10, A11, B2,
B3, B5, B6, B7, B8, B10 and B11) mate third.
The usage and assignments of the signals necessary for the support of only USB 2.0 with the
USB Type-C mating interface are defined in Table 3-5.
Table 3-5 USB Type-C Receptacle Interface Pin Assignments for USB 2.0-only Support
A2 B11
A3 B10
Configuration
A5 CC1 Second B8 SBU2 Sideband Use (SBU) Second
Channel
Configuration
A8 SBU1 Sideband Use (SBU) Second B5 CC2 Second
Channel
A9 V BUS Bus Power First B4 V BUS Bus Power First
A10 B3
A11 B2
with the V CONN wire removed – the inclusion of V CONN or not relates to the implementation
approach chosen for electronically marked cables (See Section 4.9).
Figure 3-19 Illustration of a USB Full-Featured Type-C Cable Cross Section, a Coaxial
Wire Example with V CONN
Figure 3-20 Illustration of a USB Full-Featured Type-C Cable Cross Section, a Coaxial
Wire Example without V CONN
The USB D+/D− signal pair is intended to transmit the USB 2.0 Low-Speed, Full-Speed and
High-Speed signaling while the SuperSpeed signal pairs are used for USB 3.1 SuperSpeed
signaling. Shielding is needed for the SuperSpeed differential pairs for signal integrity and
EMC performance.
Wire
Signal Name Description
Number
3 CC Configuration Channel
Table 3-7 defines the full set of possible wires needed to produce USB Type-C to legacy cable
assemblies. For some cable assemblies, not all of these wires are needed. For example, a
USB Type-C to USB 2.0 Standard-B cable will not include wires 5–10.
Table 3-7 USB Type-C Cable Wire Assignments for Legacy Cables/Adapters
Wire
Number Signal Name Description
Note:
a. This table is based on the assumption that shielded twisted pair is used for all SDP’s and
there are drain wires. If coaxial wire construction is used, then no drain wires are needed
and the signal ground return is through the shields of the coaxial wires.
To maximize cable flexibility, all wires should be stranded and the cable outer diameter
should be minimized as much as possible. A typical USB Full-Featured Type-C cable outer
diameter may range from 4 mm to 6 mm while a typical USB 2.0 Type-C cable outer diameter
may range from 2 mm to 4 mm. A typical USB Type-C to USB 3.1 legacy cable outer diameter
may range from 3 mm to 5 mm.
Table 3-8 Reference Wire Gauges for standard USB Type-C Cable Assemblies
Wire
Number Signal Name Wire Gauge (AWG)
1 GND_PWRrt1 20-28
4 UTP_Dp 28-34
5 UTP_Dn 28-34
6 SDPp1 26-34
7 SDPn1 26-34
8 SDPp2 26-34
9 SDPn2 26-34
10 SDPp3 26-34
11 SDPn3 26-34
12 SDPp4 26-34
13 SDPn4 26-34
14 SBU_A 32-34
15 SBU_B 32-34
16 GND_PWRrt2 20-28
Table 3-9 Reference Wire Gauges for USB Type-C to Legacy Cable Assemblies
Wire
Number Signal Name Wire Gauge (AWG)
1 GND_PWRrt1 20-28
2 PWR_V BUS 1 20-28
3 UTP_Dp 28-34
4 UTP_Dn 28-34
5 SDPp1 26-34
6 SDPn1 26-34
7 SDP1_Drain 28-34
8 SDPp2 26-34
9 SDPn2 26-34
10 SDP2_Drain 28-34
Table 3-10 defines the wire connections for the USB Full-Featured Type-C standard cable
assembly.
A1, B1, A12, B12 GND 1 [16] GND_PWRrt1 [GND_PWRrt2] A1, B1, A12, B12 GND
A4, B4, A9, B9 V BUS 2 [17] PWR_V BUS 1 [PWR_V BUS 2] A4, B4, A9, B9 V BUS
A5 CC 3 CC A5 CC
B5 V CONN 18 PWR_V CONN (See Section 4.9) B5 V CONN
Notes:
1. This table is based on the assumption that coaxial wire construction is used for all SDP’s and there
are no drain wires. The shields of the coaxial wires are connected to the ground pins. If shielded
twisted pair is used, then drain wires are needed and shall be connected to the GND pins.
2. Pin B5 (V CONN ) of the USB Type-C plug shall be used in electronically marked versions of this cable.
See Section 4.9.
3. Contacts B6 and B7 should not be present in the USB Type-C plug.
4. All V BUS pins shall be connected together within the USB Type-C plug. A 10 nF bypass capacitor
(minimum voltage rating of 30 V) is required for the V BUS pin in the full-featured cable at each end
of the cable. The bypass capacitor should be placed as close as possible to the power supply pad.
5. All GND pins shall be connected together within the USB Type-C plug.
Table 3-11 defines the wire connections for the USB 2.0 Type-C standard cable assembly.
A1, B1, A12, B12 GND 1 GND_PWRrt1 A1, B1, A12, B12 GND
A4, B4, A9, B9 V BUS 2 PWR_V BUS 1 A4, B4, A9, B9 V BUS
A5 CC 3 CC A5 CC
B5 V CONN 18 PWR_V CONN (See Section 4.9) B5 V CONN
Notes:
1. Pin B5 (V CONN ) of the USB Type-C plug shall be used in electronically marked versions of this cable.
See Section 4.9.
2. Contacts B6 and B7 should not be present in the USB Type-C plug.
3. All V BUS pins shall be connected together within the USB Type-C plug. A bypass capacitor is not
required for the V BUS pin in the USB 2.0 Type-C cable.
4. All GND pins shall be connected together within the USB Type-C plug.
5. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
The assembly wiring for captive USB Type-C cables follow the same wiring assignments as
the standard cable assemblies (see Table 3-10 and Table 3-11) with the exception that the
hardwired attachment on the device side substitutes for the USB Type-C Plug #2 end.
The CC wire in a captive cable shall be terminated and behave as appropriate to the function
of the product to which it is captive (e.g. host or device).
This specification does not define how the hardwired attachment is physically done on the
device side.
Legacy cable assemblies that source power to a USB Type-C connector (e.g. a USB Type-C to
USB Standard-A plug cable assembly and a USB Type-C plug to USB Micro-B receptacle
adapter assembly) are required to use the Default USB Type-C Current Rp resistor (56 kΩ).
The value of Rp is used to inform the Sink how much current the Source can provide. Since
the legacy cable assembly does not comprehend the capability of the Source it is connected
to, it is only allowed to advertise Default USB Type-C Current as defined by the USB 2.0, USB
3.1 and BC 1.2 specifications. No other Rp values are permitted because these may cause a
USB Type-C Sink to overload a legacy power supply.
Table 3-12 defines the wire connections for the USB Type-C to USB 3.1 Standard-A cable
assembly.
Table 3-12 USB Type-C to USB 3.1 Standard-A Cable Assembly Wiring
1 GND_PWRrt1 4 GND
A1, B1, A12, B12 GND
7, 10 SDP1_Drain, SDP2_Drain 7 GND_DRAIN
A5 CC See Note 2
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
Notes:
1. This table is based on the assumption that shielded twisted pair is used for all SDP’s and there are
drain wires. If coaxial wire construction is used, then no drain wires are present and the shields of
the coaxial wires are connected to the ground pins.
2. Pin A5 (CC) of the USB Type-C plug shall be connected to V BUS through a resistor Rp (56 kΩ ± 5%).
See Section 4.5.3.2.2 and Table 4-15 for the functional description and value of Rp.
3. Contacts B6 and B7 should not be present in the USB Type-C plug.
4. All V BUS pins shall be connected together within the USB Type-C plug. A bypass capacitor is
required between the V BUS and ground pins in the USB Type-C plug side of the cable. The bypass
capacitor shall be 10nF ± 20% in cables which incorporate a USB Standard-A plug. The bypass
capacitor shall be placed as close as possible to the power supply pad.
5. All Ground return pins shall be connected together within the USB Type-C plug.
6. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-13 defines the wire connections for the USB Type-C to USB 2.0 Standard-A cable
assembly.
Table 3-13 USB Type-C to USB 2.0 Standard-A Cable Assembly Wiring
A5 CC See Note 1
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to V BUS through a resistor Rp (56 kΩ ± 5%).
See Section 4.5.3.2.2 and Table 4-15 for the functional description and value of Rp.
2. Contacts B6 and B7 should not be present in the USB Type-C plug.
3. All V BUS pins shall be connected together within the USB Type-C plug. Bypass capacitors are not
required for the V BUS pins in this cable.
4. All Ground return pins shall be connected together within the USB Type-C plug.
5. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-14 defines the wire connections for the USB Type-C to USB 3.1 Standard-B cable
assembly.
Table 3-14 USB Type-C to USB 3.1 Standard-B Cable Assembly Wiring
1 GND_PWRrt1 4 GND
A1, B1, A12, B12 GND
7, 10 SDP1_Drain, SDP2_Drain 7 GND_DRAIN
A5 CC See Note 1
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ ± 20%).
See Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. This table is based on the assumption that shielded twisted pair is used for all SDP’s and there are
drain wires. If coaxial wire construction is used, then no drain wires are present and the shields of
the coaxial wires are connected to the ground pins.
3. Contacts B6 and B7 should not be present in the USB Type-C plug.
4. All V BUS pins shall be connected together within the USB Type-C plug. A bypass capacitor is
required between the V BUS and ground pins in the USB Type-C plug side of the cable. The bypass
capacitor shall be 10nF ± 20% in cables which incorporate a USB Standard-B plug. The bypass
capacitor shall be placed as close as possible to the power supply pad.
5. All Ground return pins shall be connected together within the USB Type-C plug.
6. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-15 defines the wire connections for the USB Type-C to USB 2.0 Standard-B cable
assembly.
Table 3-15 USB Type-C to USB 2.0 Standard-B Cable Assembly Wiring
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ ± 20%).
See Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. Contacts B6 and B7 should not be present in the USB Type-C plug.
3. All V BUS pins shall be connected together within the USB Type-C plug. Bypass capacitors are not
required for the V BUS pins in this cable.
4. All Ground return pins shall be connected together within the USB Type-C plug.
5. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-16 defines the wire connections for the USB Type-C to USB 2.0 Mini-B cable
assembly.
Table 3-16 USB Type-C to USB 2.0 Mini-B Cable Assembly Wiring
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
4 ID
Shell Shield Braid Shield Shell Shield
Notes:
1. Pin A5 of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ ± 20%). See
Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. Contacts B6 and B7 should not be present in the USB Type-C plug.
3. All V BUS pins shall be connected together within the USB Type-C plug. Bypass capacitors are not
required for the V BUS pins in this cable.
4. All Ground return pins shall be connected together within the USB Type-C plug.
5. Pin 4 (ID) of the USB 2.0 Mini-B plug shall be terminated as defined in the applicable specification
for the cable type.
6. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-17 defines the wire connections for the USB Type-C to USB 3.1 Micro-B cable
assembly.
Table 3-17 USB Type-C to USB 3.1 Micro-B Cable Assembly Wiring
1 GND_PWRrt1 5 GND
A1, B1, A12, B12 GND
7, 10 SDP1_Drain, SDP2_Drain 8 GND_DRAIN
A5 CC See Note 1
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
4 ID
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ ± 20%).
See Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. This table is based on the assumption that shielded twisted pair is used for all SDP’s and there are
drain wires. If coaxial wire construction is used, then no drain wires are present and the shields of
the coaxial wires are connected to the ground pins.
3. Contacts B6 and B7 should not be present in the USB Type-C plug.
4. All V BUS pins shall be connected together within the USB Type-C plug. A bypass capacitor is
required between the V BUS and ground pins in the USB Type-C plug side of the cable. The bypass
capacitor shall be 10nF ± 20% in cables which incorporate a USB Micro-B plug. The bypass
capacitor should be placed as close as possible to the power supply pad.
5. All Ground return pins shall be connected together within the USB Type-C plug.
6. Pin 4 (ID) of the USB 3.1 Micro-B plug shall be terminated as defined in the applicable specification
for the cable type.
7. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Table 3-18 defines the wire connections for the USB Type-C to USB 2.0 Micro-B cable
assembly.
Table 3-18 USB Type-C to USB 2.0 Micro-B Cable Assembly Wiring
A5 CC See Note 1
B5 V CONN
A6 Dp1 3 UTP_Dp 3 D+
A7 Dn1 4 UTP_Dn 2 D−
4 ID
Shell Shield Braid Shield Shell Shield
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ ± 20%).
See Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. Contacts B6 and B7 should not be present in the USB Type-C plug.
3. All V BUS pins shall be connected together within the USB Type-C plug. Bypass capacitors are not
required for the V BUS pins in this cable.
4. All Ground return pins shall be connected together within the USB Type-C plug.
5. Pin 4 (ID) of the USB 2.0 Micro-B plug shall be terminated as defined in the applicable specification
for the cable type.
6. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Figure 3-29 USB Type-C to USB 3.1 Standard-A Receptacle Adapter Assembly
Table 3-19 defines the wire connections for the USB Type-C to USB 3.1 Standard-A receptacle
adapter assembly.
Table 3-19 USB Type-C to USB 3.1 Standard-A Receptacle Adapter Assembly Wiring
Signal Signal
Pin Pin
Name Name
4 GND
A1, B1, A12, B12 GND
7 GND_DRAIN
B5 V CONN
A6 Dp1 3 D+
A7 Dn1 2 D−
A2 SSTXp1 9 StdA_SSTX+
A3 SSTXn1 8 StdA_SSTX−
B11 SSRXp1 6 StdA_SSRX+
Notes:
1. Pin A5 (CC) of the USB Type-C plug shall be connected to GND through a resistor Rd (5.1 kΩ
± 20%). See Section 4.5.3.2.1 and Table 4-16 for the functional description and value of Rd.
2. This table is based on the assumption that shielded twisted pair is used for all SDP’s and
there are drain wires. If coaxial wire construction is used, then no drain wires are present
and the shields of the coaxial wires are connected to the ground pins.
3. Contacts B6 and B7 should not be present in the USB Type-C plug.
4. All V BUS pins shall be connected together within the USB Type-C plug. A 10 nF bypass
capacitor is required for the V BUS pin in the USB Type-C plug end of the cable. The bypass
capacitor should be placed as close as possible to the power supply pad. A bypass capacitor
is not required for the V BUS pin in the Standard-A receptacle.
5. All Ground return pins shall be connected together within the USB Type-C plug.
6. All USB Type-C plug pins that are not listed in this table shall be open (not connected).
Figure 3-30 USB Type-C to USB 2.0 Micro-B Receptacle Adapter Assembly
Table 3-19 defines the wire connections for the USB Type-C to USB 2.0 Micro-B receptacle
adapter assembly.
Table 3-20 USB Type-C to USB 2.0 Micro-B Receptacle Adapter Assembly Wiring
Signal Signal
Pin Name Pin Name
A5 CC See Note 1
A6 Dp1 3 D+
A7 Dn1 2 D−
4 ID
Unless otherwise specified, all measurements are made at a temperature of 15° to 35° C, a
relative humidity of 25% to 85%, and an atmospheric pressure of 86 to 106 kPa and all S-
parameters are normalized with an 85 Ω differential impedance.
Table 3-21 Differential Insertion Loss Examples for USB SuperSpeed with Twisted Pair
Construction
0.625 GHz −1.8 dB/m −1.4 dB/m −1.2 dB/m −1.0 dB/m
1.25 GHz −2.5 dB/m −2.0 dB/m −1.7 dB/m −1.4 dB/m
2.50 GHz −3.7 dB/m −2.9 dB/m −2.5 dB/m −2.1 dB/m
5.00 GHz −5.5 dB/m −4.5 dB/m −3.9 dB/m −3.1 dB/m
7.50 GHz −7.0 dB/m −5.9 dB/m −5.0 dB/m −4.1 dB/m
10.00 GHz −8.4 dB/m −7.2 dB/m −6.1 dB/m −4.8 dB/m
12.50 GHz −9.5 dB/m −8.2 dB/m −7.3 dB/m −5.5 dB/m
15.00 GHz −11.0 dB/m −9.5 dB/m −8.7 dB/m −6.5 dB/m
Table 3-22 Differential Insertion Loss Examples for USB SuperSpeed with Coaxial
Construction
0.625 GHz −1.8 dB/m −1.5 dB/m −1.2 dB/m −1.0 dB/m
1.25 GHz −2.8 dB/m −2.2 dB/m −1.8 dB/m −1.3 dB/m
2.50 GHz −4.2 dB/m −3.4 dB/m −2.7 dB/m −1.9 dB/m
5.00 GHz −6.1 dB/m −4.9 dB/m −4.0 dB/m −3.1 dB/m
7.50 GHz −7.6 dB/m −6.5 dB/m −5.2 dB/m −4.2 dB/m
10.0 GHz −8.8 dB/m −7.6 dB/m −6.1 dB/m −4.9 dB/m
12.5 GHz −9.9 dB/m −8.6 dB/m −7.1 dB/m −5.7 dB/m
15.0 GHz −12.1 dB/m −10.9 dB/m −9.0 dB/m −6.5 dB/m
The requirements are for the entire signal path of the cable assembly mated with the fixture
PCB tongues, not including lead-in PCB traces. As illustrated in Figure 3-31, the
measurement is between TP1 (test point 1) and TP2 (test point 2). Refer to documentation
located at Cable Assembly and Connector Test Requirements page on the USB-IF website for
a detailed description of a standardized test fixture.
The cable assembly requirements are divided into informative and normative requirements.
The informative requirements are provided as design targets for cable assembly
manufacturers. The normative requirements are the pass/failure criteria for cable assembly
compliance.
X: 100
Y: -2
-5 X: 2500
Y: -4
-10
X: 1e+004
Y: -11
-15
-20
X: 1.5e+004
Y: -20
-25
2000 4000 6000 8000 10000 12000 14000
Frequency, MHz
X: 1e+004
-10 Y: -12
-20
-25
-30
2000 4000 6000 8000 10000 12000 14000
Frequency, MHz
Differential Crosstalk, dB
X: 1e+004
-30 Y: -32
X: 100 X: 5000
-35 Y: -37 Y: -37
-40
-45
-50
2000 4000 6000 8000 10000 12000 14000
Frequency, MHz
3.7.2.1.4 Differential Crosstalk between USB D+/D− and USB SuperSpeed Pairs
(Informative)
The differential near-end and far-end crosstalk between the USB D+/D− pair and the USB
SuperSpeed pairs should be managed not to exceed the limits shown in Figure 3-35. The
limits are defined by the following points: (100 MHz, -35 dB), (5 GHz, -35 dB), and (7.5 GHz,
-30 dB).
-25
Differential Crosstalk, dB
X: 7500
Y: -30
-30
X: 100 X: 5000
Y: -35 Y: -35
-35
-40
-45
1000 2000 3000 4000 5000 6000 7000
Frequency, MHz
The insertion loss fit at Nyquist frequency (ILfitatNq) shall meet the following requirements:
• ≥ −4 dB at 2.5 GHz,
• ≥ −6 dB at 5 GHz, and
• ≥ −11 dB at 10 GHz.
2.5 GHz, 5.0 GHz and 10 GHz are the Nyquist frequencies for USB SuperSpeed Gen 1, USB
SuperSpeed Gen 2, and a possible future 20 Gbps USB data rate, respectively.
The USB SuperSpeed Gen 1-only Type-C to Type-C cable assembly is allowed by this
specification and shall comply with the following insertion loss fit at Nyquist frequency
requirements:
• ≥ −7.0 dB at 2.5 GHz, and
• > −12 dB at 5 GHz.
This insertion fit at Nyquist frequency allows the USB SuperSpeed Gen 1-only Type-C to
Type-C cable assembly to achieve an overall length of approximately 2 meters.
It measures the ripple of the insertion loss, caused by multiple reflections inside the cable
assembly (mated with the fixture). The integration of ILD(f) is called the integrated multi-
reflection (IMR):
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
∫0 |𝐼𝐼𝐼𝐼𝐼𝐼(𝑓𝑓)|2 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
𝐼𝐼𝐼𝐼𝐼𝐼 = 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
�
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
where fmax = 12.5 GHz and Vin(f) is the input trapezoidal pulse spectrum, defined in Figure
3-37.
IMR has dependency on ILfitatNq. More IMR may be tolerated when ILfitatNq decreases.
The IMR limit is specified as a function of ILfitatNq:
𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + 0.1252 ∙ |𝐶𝐶2𝐷𝐷(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
= 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
�
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 + 0.1252 ∙ |𝐶𝐶2𝐷𝐷(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
= 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
�
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
where NEXT(f), FEXT(f), and C2D(f) are the measured near-end and far-end crosstalk
between USB SuperSpeed pairs, and the common-mode-to-differential conversion,
respectively. The factor of 0.125 2 accounts for the assumption that the common mode
amplitude is 12.5% of the differential amplitude. NEXTd(f) and FEXTd(f) are, respectively,
the near-end and far-end crosstalk from the D+/D− pair to SuperSpeed pairs. Vdd(f) is the
input pulse spectrum evaluated using the equation in Figure 3-37 with Tb=2.08 ns.
The integration shall be done for each NEXT and FEXT between all differential pairs. The
largest values of INEXT and IFEXT shall meet the following requirements:
• INEXT ≤ −40 dB to 12.5GHz, for TX1 to RX1, TX2 to RX2, TX1 to RX2, TX2 to RX1, TX1
to TX2, and RX1 to RX2,
• IFEXT ≤ −40 dB to 12.5GHz, for TX1 to RX1, TX2 to RX2, TX1 to RX2, TX2 to RX1, TX1
to TX2, and RX1 to RX2.
The port-to-port crosstalk (TX1 to RX2, TX2 to RX1, TX1 to TX2, and RX1 to RX2) is specified
to support the usages in which all the four SuperSpeed pairs transmit or receive signals
simultaneously, for example in an Alternate Mode.
Crosstalk from the USB SuperSpeed pairs to USB 2.0 D+/D− shall be controlled to ensure the
robustness of the USB 2.0 link. Since USB Type-C to Type-C Full-Featured cable assemblies
may support the usage of USB SuperSpeed or an alternate mode (e.g., DisplayPort), the
crosstalk from the four high speed differential pairs to D+/D− may be from near-end
crosstalk, far-end crosstalk, or a combination of the two. The integrated crosstalk to D+/D−
is calculated with the following equations:
𝑓𝑓
∫0 𝑚𝑚𝑚𝑚𝑚𝑚|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁1(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
IDDXT_1NEXT + FEXT = 𝑑𝑑𝑑𝑑 �� 𝑓𝑓 �
∫0 𝑚𝑚𝑚𝑚𝑚𝑚|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
where:
NEXT = Near-end crosstalk from USB SuperSpeed TX pair to D+/D−
FEXT = Far-end crosstalk from USB SuperSpeed RX pair to D+/D−
fmax = 1.2 GHz
𝑓𝑓
∫0 𝑚𝑚𝑚𝑚𝑚𝑚|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁1(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁2(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
IDDXT_2NEXT = 𝑑𝑑𝑑𝑑 �� 𝑓𝑓 �
∫0 𝑚𝑚𝑚𝑚𝑚𝑚|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
where:
NEXT1 = Near-end crosstalk from USB SuperSpeed TX pair to D+/D−
NEXT2 = Near-end crosstalk from USB SuperSpeed RX (the RX functioning in TX mode) pair
to D+/D−
fmax = 1.2 GHz
The integration shall be done for NEXT + FEXT and 2NEXT on D+/D− from the two
differential pairs located at A2, A3, B10 and B11 (see Figure 2-2) and for NEXT + FEXT and
2NEXT on D+/D− from the two differential pairs located at B2, B3 A10 and A11 (see Figure
2-2). Measurements are made in two sets to minimize the number of ports required for each
measurement. The integrated differential crosstalk on D+/D− shall meet the following
requirements:
• IDDXT_1NEXT + FEXT ≤ −34.5 dB,
• IDDXT_2NEXT ≤ −33 dB.
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑆𝑆𝑆𝑆𝑆𝑆21(𝑓𝑓)|2 (|𝑆𝑆𝑆𝑆𝑆𝑆11(𝑓𝑓)|2 + |𝑆𝑆𝑆𝑆𝑆𝑆22(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑
𝐼𝐼𝐼𝐼𝐼𝐼 = 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
�
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
where SDD21(f) is the measured cable assembly differential insertion loss, SDD11(f) and
SDD22(f) are the measured cable assembly return losses on the left and right sides,
respectively, of a differential pair.
The IRL also has a strong dependency on ILfitatNq, and its limit is specified as a function of
ILfitatNq:
𝐼𝐼𝐼𝐼𝐼𝐼 ≤ 0.046 ∙ 𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝑞𝑞 2 + 1.812 ∙ 𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼𝐼 − 10.784.
The CC and SBU wires may be unshielded or shielded, and shall have the properties specified
in Table 3-23.
Coupling or crosstalk, both near-end and far-end, among the low speed signals shall be
controlled. Table 3-24 shows the matrix of couplings specified.
SBU_A/SBU_B N/A FF FF FF
DF: Differential; FF: Full-featured cable; CT: Charge-through cable (including USB 2.0 function).
-20
-30
Differential Coupling Requirement, dB
-40
-50
-60
0 1 2
10 10 10
Frequency [MHz]
For USB 2.0 Type-C cables, the singled-ended coupling between the CC and D− shall be below
the limit shown in Figure 3-42. The limit is defined with the vertices of (0.3 MHz, −48.5 dB),
(1 MHz, −38 dB), (10 MHz, −18 dB) and (100 MHz, −18 dB).
Figure 3-42 Requirement for Single-Ended Coupling between CC and D− in USB 2.0
Type-C Cables
-10
-15
-20
Differential Coupling Requirement, dB
-25
-30
-35
-40
-45
-50
0 1 2
10 10 10
Frequency [MHz]
For USB Full-Featured Type-C cables, the singled-ended coupling between the CC and D− shall
be below the limit shown in Figure 3-43. The limit is defined with the vertices of (0.3 MHz, −8
dB), (10 MHz, −27.5 dB), (11.8 MHz, −26 dB) and (100 MHz, −26 dB).
Figure 3-43 Requirement for Single-Ended Coupling between CC and D− in USB Full-
Featured Type-C Cables
-20
-25
-30
Differential Coupling Requirement, dB
-35
-40
-45
-50
-55
-60
0 1 2
10 10 10
Frequency [MHz]
The loop inductance of V BUS and its coupling factor to low speed lines is controlled to limit
noise induced on low speed signaling lines. The maximum loop inductance of V BUS shall be
900 nH and the maximum mutual inductance coupling factor (k) between V BUS and low
speed signal lines (CC, SBU_A, SBU_B, D+, D−) shall be 0.3. For fully featured cables, the
range of V BUS bypass capacitance shall be 8nF up to 500nF as any of the values in the range
is equally effective for high-speed return-path bypassing.
Figure 3-45 Requirement for Single-Ended Coupling between SBU_A and SBU_B
Figure 3-47 Requirement for Coupling between SBU_A and differential D+/D−, and
SBU_B and differential D+/D−
-30
-40
-60
-70
-80
0 1 2
10 10 10
Frequency [MHz]
Table 3-25 USB D+/D− Signal Integrity Requirements for USB Type-C to USB Type-C
Passive Cable Assemblies
The PCB stack up, lead geometry, and solder pad geometry should be modeled in 3D field-
solver to optimize electrical performance. Example ground voids under signal pads are
shown in Figure 3-50 based on pad geometry, mounting type, and PCB stack-up shown.
Figure 3-50 Recommended Ground Void Dimensions for USB Type-C Receptacle
Differential ILfitatNq is evaluated at both the SuperSpeed Gen 1, Gen 2 ≥ −0.6 dB @ 2.5 GHz
Insertion Loss Fit at and future 20 Gbps generation Nyquist frequencies. ≥ −0.8 dB at 5.0 GHz
Nyquist Frequencies
(ILfitatNq) ≥ −1.0 dB @ 10 GHz
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −40 dB
Differential Multi- ∫ |𝐼𝐼𝐼𝐼𝐼𝐼(𝑓𝑓)|2 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 �
reflection (IMR) ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −44 dB
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + 0.1252 ∙ |𝐶𝐶2𝐷𝐷(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
Differential Near- 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚 �
end Crosstalk on ∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
SuperSpeed (INEXT)
where:
NEXT = NEXT between SuperSpeed pairs
NEXTd = NEXT between D+/D− and SuperSpeed pairs
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −44 dB
∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 (|𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 + 0.1252 ∙ |𝐶𝐶2𝐷𝐷(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 𝑑𝑑𝑓𝑓
Differential Far-end 𝑑𝑑𝑑𝑑 �� 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚 �
Crosstalk on ∫0 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
SuperSpeed (IFEXT)
where:
FEXT = NEXT between SuperSpeed pairs
FEXTd = NEXT between D+/D− and SuperSpeed pairs
Differential The differential near-end and far-end crosstalk between the See Figure 3-51
Crosstalk on D+/D- D+/D− pair and the SuperSpeed pairs in mated connectors.
Differential to The differential to common mode conversion is specified to See Figure 3-52
Common Mode control the injection of common mode noise from the cable
Conversion (SCD12 assembly into the host or device.
and SCD21) Frequency range: 100 MHz ~ 10.0 GHz
The USB D+/D− signal integrity requirements are specified in Table 3-27.
Table 3-27 USB D+/D− Signal Integrity Requirements for USB Type-C to Legacy USB
Cable Assemblies
The informative design targets for these cables are provided in Table 3-28.
Table 3-28 Design Targets for USB Type-C to USB 3.1 Gen 2 Legacy Cable Assemblies
(Informative)
The normative requirements include the USB D+/D− signaling as specified in Table 3-27, and
the USB SuperSpeed parameters specified in Table 3-29.
Table 3-29 USB Type-C to USB 3.1 Gen 2 Legacy Cable Assembly Signal Integrity
Requirements (Normative)
Differential ILfitatNq is evaluated at both the SuperSpeed Gen 1 and Gen 2 ≥ −4 dB @ 2.5 GHz,
Insertion Loss Fit at Nyquist frequencies. except for the USB
Nyquist Frequencies Type-C plug to USB
(ILfitatNq) 3.1 Standard-A plug
cable assembly which
is ≥ −3.5 dB @ 2.5
GHz
≥ −6.0 dB at 5.0 GHz
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −38 dB
Differential ∫ (|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 �
Crosstalk on ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
SuperSpeed (ISSXT)
where:
NEXTs = NEXT between SuperSpeed pairs
NEXTd = NEXT between D+/D− and SuperSpeed pairs
Vdd(f) = Input pulse spectrum on D+/D− pair, evaluated using
equation shown in Figure 3-37 with Tb (UI) = 2.08 ns.
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −28.5 dB
Differential ∫ (|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 �
Crosstalk on D+/D- ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
(IDDXT)
where:
NEXT = Near-end crosstalk from SuperSpeed to D+/D−
FEXT = Far-end crosstalk from SuperSpeed to D+/D−
fmax = 7.5 GHz
Figure 3-53 IMR Limit as Function of ILfitatNq for USB Type-C to Legacy Cable
Assembly
Figure 3-54 IRL Limit as Function of ILfitatNq for USB Type-C to Legacy Cable
Assembly
3.7.4.3 Compliant USB Legacy Plugs used in USB Type-C to Legacy Cable Assemblies
The following requirements are incremental to the existing requirements for legacy
connectors when used in compliant USB Type-C to legacy cable assemblies.
3.7.4.3.1 Contact Material Requirements for USB Type-C to USB Micro-B Assemblies
For USB Type-C to USB Micro-B assemblies, change the contact material in the USB Micro-B
connector to achieve the following Low Level Contact Resistance (EIA 364-23B):
• 20 milliohms (Max) initial for V BUS and GND contacts,
• Maximum change (delta) of +10 milliohms after environmental stresses.
3.7.4.3.2 Contact Current Ratings for USB Standard-A, USB Standard-B and USB Micro-B
Connector Mated Pairs (EIA 364-70, Method 2)
When a current of 3 A is applied to the V BUS pin and its corresponding GND pin (i.e., pins 1
and 4 in a USB Standard-A or USB Standard-B connector or pins 1 and 5 in a USB Micro-B
connector), the delta temperature shall not exceed +30° C at any point on the connectors
under test, when measured at an ambient temperature of 25° C.
3.7.5 USB Type-C to USB Legacy Adapter Assemblies (Normative)
Only the following standard legacy adapter assemblies are defined:
• USB 2.0 Type-C plug to USB 2.0 Micro-B receptacle
• USB Full-Featured Type-C plug to USB 3.1 Standard-A receptacle
3.7.5.1 USB 2.0 Type-C Plug to USB 2.0 Micro-B Receptacle Adapter Assembly (Normative)
This adapter assembly supports only the USB 2.0 signaling. It shall not exceed 150 mm total
length, measured from end to end. Table 3-30 defines the electrical requirements.
Table 3-30 USB D+/D− Signal Integrity Requirements for USB Type-C to Legacy USB
Adapter Assemblies (Normative)
3.7.5.2 USB Full-Featured Type-C Plug to USB 3.1 Standard-A Receptacle Adapter Assembly
(Normative)
The USB Full-Featured Type-C plug to USB 3.1 Standard–A receptacle adapter assembly is
intended to be used with a direct-attach device (e.g., USB thumb drive). A system is not
guaranteed to function when using an adapter assembly together with a Standard USB cable
assembly.
To minimize the impact of the adapter assembly to system signal integrity, the adapter
assembly should meet the informative design targets in Table 3-31.
Table 3-31 Design Targets for USB Type-C to USB 3.1 Standard-A Adapter Assemblies
(Informative)
The normative requirements for the adapter assembly are defined in Table 3-30 and Table
3-32. The adapter assembly total length is limited to 150 mm max.
Table 3-32 USB Type-C to USB 3.1 Standard-A Receptacle Adapter Assembly Signal
Integrity Requirements (Normative)
Differential ILfitatNq is evaluated at the SuperSpeed Gen 1 Nyquist ≥ −2.4 dB at 2.5 GHz
Insertion Loss Fit at frequency. ≥ −3.5 dB at 5 GHz
Nyquist Frequency
(ILfitatNq)
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −38 dB, Tb = 200 ps
Differential Multi- ∫ |𝐼𝐼𝐼𝐼𝐼𝐼(𝑓𝑓)|2 |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 � ≤ −27 dB, Tb = 100 ps
reflection (IMR) ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −37 dB
Differential ∫ (|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 �
Crosstalk on ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
SuperSpeed (ISSXT)
where:
NEXTs = NEXT between SuperSpeed pairs
NEXTd = NEXT between D+/D− and SuperSpeed pairs
Vdd(f) = Input pulse spectrum on D+/D− pair, evaluated
using equation shown in Figure 3-37 with Tb (UI) = 2.08 ns.
Integrated 𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
≤ −30 dB
Differential ∫ (|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁(𝑓𝑓)|2 + |𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 |𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹(𝑓𝑓)|2 )𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑 �� 0 �
Crosstalk on D+/D- ∫0
𝑓𝑓𝑚𝑚𝑚𝑚𝑚𝑚
|𝑉𝑉𝑉𝑉𝑉𝑉(𝑓𝑓)|2 𝑑𝑑𝑑𝑑
(IDDXT)
where:
NEXT = Near-end crosstalk from SuperSpeed to D+/D−
FEXT = Far-end crosstalk from SuperSpeed to D+/D−
f max = 1.2 GHz
Diff to Comm mode Differential to Common Mode conversion (SCD12, SCD21) ≤ −15 dB
Note: fmax = 7.5 GHz; Vin(f) is defined in Figure 3-37 with Tb (UI) = 200 ps; and Vdd(f) is also specified in
Figure 3-37 with Tb (UI) = 2.08 ns.
3.7.5.3 Compliant USB Legacy Receptacles used in USB Type-C to Legacy Adapter Assemblies
3.7.5.3.1 Contact Material Requirements
Refer to Section 3.7.4.3.1 for contact material requirements as these apply to legacy USB
Standard-A and USB Micro-B receptacles used in USB Type-C to Legacy Adapter Assemblies.
3.7.5.3.2 Contact Current Ratings
Refer to Section 3.7.4.3.2 for contact current rating requirements as these apply to legacy
USB Standard-A and USB Micro-B receptacles used in USB Type-C to Legacy Adapter
Assemblies.
All USB Type-C cable assemblies shall pass the shielding effectiveness test for compliance.
The pass/fail criteria for the USB Type-C to USB Type-C cable assemblies is shown in Figure
3-56a while the pass/fail criteria for the USB Type-C to legacy USB cable assemblies is
shown in Figure 3-56b. Note that the shielding effectiveness for the frequency band from 4
GHz to 5 GHz is not specified since there is no antenna operating in this frequency range.
• A current of 5 A shall be applied collectively to V BUS pins (i.e., pins A4, A9, B4, and
B9) and 1.25 A shall be applied to the V CONN pin (i.e., B5) as applicable, terminated
through the corresponding GND pins (i.e., pins A1, A12, B1, and B12). A minimum
current of 0.25 A shall also be applied individually to all the other contacts, as
• The connectors shall be oriented such that the accessible outer shell surface is on
top and horizontal to the ground.
• The plug and receptacle may require modification to access solder tails or cable
attachment points.
• For certification, the connector manufacturer shall provide the receptacle and plug
samples under test mounted on a current rating test PCB with no copper planes. A
cable plug may use short wires to attach the cable attachment points together rather
than using a current rating test PCB.
o If short wires are used instead of a current rating test PCB, the wire length
shall not exceed 70 mm, measured from the plug contact solder point to the
other end of the wire. There shall be no paddle card or overmold included in
the test set-up. Each plug solder tail shall be attached with a wire with the
wire gauge of AWG 36 for signals, AWG 32 for power (V BUS and V CONN ), and
AWG 30 for ground.
The extraction force shall be within the range of 6 N to 20 N after 10,000 insertion/
extraction cycles. The extraction force measurement shall be performed at a maximum
speed of 12.5 mm (0.492”) per minute. The extraction force requirement does not apply
when the connectors are used in a mechanical docking application.
The continuity across each contact shall be measured throughout the application of the
tensile force. Each non-ground contact shall also be tested to confirm that it does not short
to the shell during the stresses. The PCB shall then be rotated 90 degrees such that the cable
is still inserted horizontally and the tensile force in Table 3-34 shall be applied again in the
downward direction and continuity measured as before. This test is repeated for 180 degree
and 270 degree rotations. Passing parts shall not exhibit any discontinuities or shorting to
the shell greater than 1 μs duration in any of the four orientations.
One method for measuring the continuity through the contacts is to short all the wires at the
end of the cable pigtail and apply a voltage through a pull-up to each of V BUS , USB D+, USB
D−, SBU, CC, and USB SuperSpeed pins, with the GND pins connected to ground.
Figure 3-61 Example Wrenching Strength Test Fixture for Plugs without Overmold
• The plug shall disengage from the test fixture or demonstrate mechanical failure
(i.e., the force applied during the test procedure peaks and drops off) when a
moment of 2.0 Nm is applied to the plug in the up and down directions and a
moment 3.5 Nm is applied to the plug in the left and right directions. A new plug is
required for each of the four test directions. An example of the mechanical failure
point and an illustration of the wrenching test fixture are shown in Figure 3-63 and
Figure 3-64, respectively.
Since the connector defined has more than 0.127 mm wipe length, Test Group 6 in EIA 364-
1000.01 is not required. The temperature life test duration and the mixed flowing gas test
duration values are derived from EIA 364-1000.01 based on the field temperature per the
following.
Temperature Life test temperature and duration 105 °C for 120 hours
Temperature Life test temperature and duration for preconditioning 105 °C for 72 hours
The pass/fail criterion for the low level contact resistance (LLCR) is as defined in Section
3.7.7.1. The durability ratings are defined in Section 3.8.1.3.
Note: Connector and cable manufacturers should comply with contact plating
requirements per the following options:
Option I
Receptacle
Contact area: (Min) 0.05 μm Au + (Min) 0.75 μm Ni-Pd on top of (Min) 2.0 μm Ni
Plug
Contact area: (Min) 0.05 μm Au + (Min) 0.75 μm Ni-Pd on top of (Min) 2.0 μm Ni
Option II
Receptacle
Contact area: (Min) 0.75 μm Au on top of (Min) 2.0 μm Ni
Plug
Contact area: (Min) 0.75 μm Au on top of (Min) 2.0 μm Ni
Other reference materials that connector and cable manufacturers select based on
performance parameters listed in Table 3-36 are for reference only.
Component Materials
Plug Internal EMC Spring Stainless steel or high yield strength copper alloy
The connector is only part of a docking solution. A complete docking solution at the system
level may also include retention or locking mechanisms, alignment mechanisms, docking
plug mounting solutions, and protocols supported through the connector. This specification
does not attempt to standardize system docking solutions, therefore there is no
interoperability requirement for docking solutions.
The following list includes the requirements and guidelines when using the USB Type-C
connector for docking:
1. The USB Type-C plug used for docking shall work with compliant USB Type-C
receptacle. It shall comply with all dimensional, electrical and mechanical
requirements.
2. If the plug on the dock does not include the side latches, then the dock should
provide a retention or locking mechanism to secure the device to the plug. The
retention latches also serve as one of the ground return paths for EMC. The docking
design should ensure adequate EMC performance without the side latches if they are
not present.
3. The internal EMC fingers are not required for the docking plug as long as the
receptacle and plug shells have adequate electrical connection.
4. Alignment is critical for docking. Depending on system design, standard USB Type-C
connectors alone may not provide adequate alignment for mating. System level
alignment is highly recommended. Alignment solutions are implementation-specific.
5. Fine alignment is provided by the connector. The receptacle front face may have
lead-in features for fine alignment. Figure 3-65 shows an example of a USB Type-C
receptacle with a lead-in flange compared to a receptacle without the flange.
integrity performance. If possible, symmetry should be maintained for the two lines
within a differential pair.
• Besides the mechanical function, the side latches on the plug and the mid-plate in the
receptacle also play a role for EMC. This is illustrated in Figure 3-66:
1. The side latch should have electrical connection to the receptacle mid-plate
(a docking plug may not have side latches).
2. The side latches should be terminated to the paddle card GND plane inside
the plug.
3. The mid-plate should be directly connected to system PCB GND plane with 3
or more solder leads/tails.
• The internal RFI finger inside the plug should have adequate connection points to
the inner surface of the plug shell. Four or more connection points are
recommended as illustrated in Figure 3-67.
• The EMC fingers inside the plug mates with the EMC pad in the receptacle. It is
important for the EMC pad to have adequate connections to the receptacle shell. As
illustrated in Figure 3-68, there are multiple laser welding points between the EMC
pads and the receptacle shell, top and bottom.
• The receptacle shell should have sufficient connection points to the system PCB GND
plane with apertures as small as possible. Figure 3-68 illustrates an example with
multiple solder tails to connect the receptacle shell to system PCB GND.
• Apertures in the receptacle and plug shells should be minimized. If apertures are
unavoidable, a maximum aperture size of 1.5 mm is recommended. See Figure 3-69
for aperture illustrations. Copper tape may be applied to seal the apertures inside
the cable plug.
Figure 3-72 illustrates special considerations required when external walls are angled. For
such applications, the USB Type-C receptacle shell may not provide as much mechanical
alignment protection to the receptacle tongue as in the full shell design. Design options to
allow the receptacle to pass mechanical test requirements include relief in the exterior wall
surface to allow use of a full shell receptacle or use of a receptacle specifically designed for
the application.
4 Functional
This chapter covers the functional requirements for the signaling across the USB Type-C™
cables and connectors. This includes functional signal definition, discovery and
configuration processes, and power delivery.
CC1, CC2
(receptacle) CC channel in the plug used for connection
Configuration
detect, interface configuration and V CONN
CC (plug)
SSTXp1, SSTXn1 These pins are required to implement the system’s transmit path of a
(SSTXp2, SSTXn2) USB 3.1 SuperSpeed interface. The transmitter differential pair in a port
are routed to the receiver differential pair in the port at the opposite
end of the path. The USB 3.1 Specification defines all electrical
characteristics, enumeration, protocol, and management features for this
interface.
Two pairs of pins are defined to enable the plug flipping feature – see
Section 4.5.1.1 for further definition.
SSRXp1, SSRXn1 These pins are required to implement the system’s receive path of a USB
(SSRXp2, SSRXn2) 3.1 SuperSpeed interface. The receiver differential pair in a port are
routed to the transmitter differential pair in the port at the opposite end
of the path. The USB 3.1 Specification defines all electrical
characteristics, enumeration, protocol, and management features for this
interface.
Two pairs of pins are defined to enable the plug flipping feature – see
Section 4.5.1.1 for further definition.
Dp1, Dn1 These pins are required to implement USB 2.0 functionality. USB 2.0 in
(Dp2, Dn2) all three modes (LS, FS, and HS) is supported. The USB 2.0 Specification
defines all electrical characteristics, enumeration, and bus protocol and
bus management features for this interface.
Two pairs of pins are defined to enable the plug flipping feature – see
Section 4.5.1.1 for further definition.
SBU1, SBU2 These pins are assigned to sideband use. Refer to Section 4.3 for the
functional requirements.
V BUS These pins are for USB cable bus power as defined by the USB
specifications. V BUS is only present when a Source-to-Sink connection
across the CC channel is present – see Section 4.5.1.2.1. Refer to Section
4.4.2 for the functional requirements for V BUS .
V CONN V CONN is applied to the unused CC pin to supply power to the local plug.
Refer to Section 4.4.3 for the functional requirements for V CONN .
CC1, CC2, CC These pins are used to detect connections and configure the interface
across the USB Type-C cables and connectors. Refer to Section 4.5 for
the functional definition. Once a connection is established, CC1 or CC2
will be reassigned for providing power over the V CONN pin of the plug –
see Section 4.5.1.2.1.
The SBU pins on a port shall either be open circuit or have a weak pull-down to ground no
stronger than zSBUTermination.
These pins are pre-wired in the standard USB Full-Featured Type-C cable as individual
single-ended wires (SBU_A and SBU_B). Note that SBU1 and SBU2 are cross-connected in the
cable.
Figure 4-1 illustrates what parameters contribute to the IR drop and where it shall be
measured. The IR drop includes the contact resistance of the mated plug and receptacles at
each end.
Figure 4-2 illustrates what parameters contribute to the IR drop for a powered cable and
where it shall be measured. Note that the powered cable includes isolation elements (Iso)
and loads (L1 and L2) for the functions in the powered cable such as USB PD controllers.
The IR drop shall remain below 250 mV in all cases.
4.4.2 V BUS
The allowable default range for V BUS as measured at the Source receptacle shall be as
defined by the USB 2.0 Specification and USB 3.1 Specification. Note that due to higher
currents allowed, legacy devices may experience a higher voltage (up to 5.5V maximum) at
light loads.
The Source’s USB Type-C receptacle V BUS pin shall remain unpowered and shall limit the
capacitance between V BUS and GND as specified in Table 4-2 until a Sink is attached. The
V BUS pin shall return to the unpowered state when the Sink is detached. See Table 4-20 for
V BUS timing values. Legacy hosts/chargers that by default source V BUS when connected
using any legacy USB connector (Standard-A, Micro-B, etc.) to USB Type-C cable or adapter
are exempted from these two requirements.
A DRP or Source (or device with Accessory Support) implementing an Rp pull-up as its
method of connection detection shall provide an impedance between V BUS and GND on its
receptacle pins as specified in Table 4-2 when not sourcing power on V BUS (i.e., when in
states Unattached.SRC or Unattached.Accessory).
4.4.3 V CONN
V CONN is provided by the Source to power cables with electronics in the plug. V CONN is
provided over the CC pin that is determined not to be connected to the CC wire of the cable.
Initially, V CONN shall be sourced by all USB Type-C receptacles that source V BUS and utilize
the SSTX and SSRX pins during specific connection states as described in Section 4.5.2.2.
Subsequently, V CONN may be removed under some circumstances as described in Table 4-3.
V CONN may also be sourced by USB Type-C receptacles that do not utilize the SSTX and SSRX
pins as described in Section 4.5.2.2. USB PD V CONN _Swap command also provides the Source
a means to request that the attached Sink supply V CONN .
Table 4-4 provides the voltage and power requirements that shall be met for V CONN . See
Section 4.9 for more details about Electronically Marked Cables. See Section 4.10 for a wider
V CONN voltage operating range for V CONN -powered accessories. See Section 5.1 regarding
optional support for an increased V CONN power range in Alternate Modes.
To aid in reducing the power associated with supplying V CONN , a Source is allowed to either
not source V CONN or turn off Vconn under any of the following conditions:
• Ra is not detected on the CC pin after tCCDebounce when the other CC pin is in the
SRC.Rd state
• Ra is not detected on the CC pin after tCCDebounce when the other CC pin is in the
SRC.Open state and the port supports V CONN -powered accessories
• If there is no GoodCRC response to USB PD Discover Identity messages
Table 4-5 provides the requirements that shall be met for cables that consume V CONN power.
The cable may remove or weaken Ra when V CONN is above 1.0 V as long as the other
requirements are met. See Section 4.5.1.2.1.
4.5.1.1 USB Data Bus Interface and USB Type-C Plug Flip-ability
Since the USB Type-C plug can be inserted in either right-side-up or upside-down position,
the hosts and devices that support USB data bus functionality must operate on the signal
pins that are actually connected end-to-end. In the case of USB 2.0, this is done by shorting
together the two D+ signal pins and the two D− signal pins in the host and device
receptacles. In the case of USB SuperSpeed signals, it requires the functional equivalent of a
switch in both the host and device to appropriately route the SuperSpeed TX and RX signal
pairs to the connected path through the cable.
Figure 4-3 illustrates the logical data bus model for a USB Type-C-based Host connected to a
USB Type-C-based Device. The USB cable that sits between a host and device can be in one
of four possible connected states when viewed by the host:
• Un-flipped straight through – Position Position
• Un-flipped twisted through – Position Position
To establish the proper routing of the active USB data bus from host to device, the standard
USB Type-C cable is wired such that a single CC wire is position aligned with the first USB
SuperSpeed signal pairs (SSTXp1/SSTXn1 and SSRXp1/SSRXn1) – in this way, the CC wire
and USB SuperSpeed data bus wires that are used for signaling within the cable track with
regard to the orientation and twist of the cable. By being able to detect which of the CC pins
(CC1 or CC2) at the receptacle is terminated by the device, the host is able to determine
which SuperSpeed USB signals are to be used for the connection and the host can use this to
control the functional switch for routing the SuperSpeed USB signal pairs. Similarly in the
device, detecting which of the CC pins at the receptacle is terminated by the host allows the
device to control the functional switch that routes its SuperSpeed USB signal pairs.
Figure 4-3 Logical Model for Data Bus Routing across USB Type-C-based Ports
While Figure 4-3 illustrates the functional model as a host connected to a device, this model
equally applies to a USB hub’s downstream ports as well.
Figure 4-4 illustrates the logical data bus model for a USB Type-C-based Device
(implemented with a USB Type-C plug either physically incorporated into the device or
permanently attached as a captive cable) connected directly to a USB Type-C-based Host.
For the device, the location of the USB SuperSpeed data bus, USB 2.0 data bus, CC and V CONN
pins are fixed by design. Given that the device pin locations are fixed, only two possible
connected states exist when viewed by the host.
Figure 4-4 Logical Model for USB Type-C-based Ports for the Direct Connect Device
The functional requirements for implementing SuperSpeed USB data bus routing for the USB
Type-C receptacle are not included in the scope of this specification. There are multiple
host, device and hub architectures that can be used to accomplish this which could include
either discrete or integrated switching, and could include merging this functionality with
other USB 3.1 design elements, e.g. a bus repeater.
DRP
Source-only Sink-only
(Dual-Role-Power)
DRP
Functional Functional Functional*
(Dual-Role-Power)
* Resolution of roles may be automatic or manually driven
In the cases where no function results, neither port shall be harmed by this connection. The
user has to independently realize the invalid combination and take appropriate action to
resolve. While these two invalid combinations mimic traditional USB where host-to-host
and device-to-device connections are not intended to work, the non-keyed USB Type-C
solution does not prevent the user from attempting such interconnects. V BUS and V CONN
shall not be applied by a Source (host) in these cases.
The typical flow for the configuration of the interface in the general USB case of a Source
(Host) to a Sink (Device) is as follows:
1. Detect a valid connection between the ports (including determining cable
orientation, Source/Sink and DFP/UFP relationship)
2. Optionally discover the cable’s capabilities
3. Optionally establish alternatives to traditional USB power (See Section 4.6.2)
a. USB PD communication over CC for advanced power delivery negotiation
b. USB Type-C Current modes
c. USB BC 1.2
4. USB Device Enumeration
To aid in defining the functional behavior of CC, a pull-up (Rp) and pull-down (Rd)
termination model is used – actual implementation in hosts and devices may vary, for
example, the pull-up termination could be replaced by a current source. Figure 4-5 and
Figure 4-6 illustrates two models, the first based on a pull-up resistor in the Source and the
second replacing this with a current source.
Initially, a Source exposes independent Rp terminations on its CC1 and CC2 pins, and a Sink
exposes independent Rd terminations on its CC1 and CC2 pins, the Source-to-Sink
combination of this circuit configuration represents a valid connection. To detect this, the
Source monitors CC1 and CC2 for a voltage lower than its unterminated voltage – the choice
of Rp is a function of the pull-up termination voltage and the Source’s detection circuit. This
indicates that either a Sink, a powered cable, or a Sink connected via a powered cable has
been attached.
Prior to application of V CONN , a powered cable exposes Ra on its V CONN pin. Ra represents
the load on V CONN plus any resistive elements to ground. In some cable plugs it might be a
pure resistance and in others it may be simply the load.
The Source has to be able to differentiate between the presence of Rd and Ra to know
whether there is a Sink attached and where to apply V CONN . The Source is not required to
source V CONN unless Ra is detected.
Two special termination combinations on the CC pins as seen by a Source are defined for
directly attached Accessory Modes: Ra/Ra for Audio Adapter Accessory Mode (Appendix A)
and Rd/Rd for Debug Accessory Mode (Appendix B).
The Source uses de-bounce timers to reliably detect states on the CC pins to de-bounce the
connection (tCCDebounce), and hide USB PD BMC communications (tPDDebounce).
Table 4-7 summarizes the port state from the Source’s perspective.
Once the Sink is powered, the Sink monitors CC1 and CC2 for a voltage greater than its local
ground. The CC pin that is at a higher voltage (i.e. pulled up by Rp in the Source) indicates
the orientation of the plug.
Table 4-8 summarizes the typical behaviors for simple Sources (Hosts) and Sinks (Devices)
for each state in Table 4-7.
Figure 4-3 shows how the inserted plug orientation is detected at the Source’s receptacle by
noting on which of the two CC pins in the receptacle an Rd termination is sensed. Now that
the Source (Host) has recognized that a Sink (Device) is attached and the plug orientation is
determined, it configures the SuperSpeed USB data bus routing to the receptacle.
The Source (Host) then turns on V BUS . For the CC pin that does not connect Source-to-Sink
through the cable, the Source supplies V CONN and may remove the termination. With the
Sink (Device) now powered, it configures the USB data path. This completes the Host-to-
Device connection.
The Source monitors the CC wire for the loss of pull-down termination to detect detach. If
the Sink is removed, the Source port removes any voltage applied to V BUS and V CONN , resets
its interface configuration and resumes looking for a new Sink attach.
In the case where USB PD PR_Swap is used to swap the Source and Sink of V BUS , the supplier
of V CONN remains unchanged during and after the V BUS power swap. The new Source
monitors the CC wire and the new Sink monitors V BUS to detect detach. When a detach event
is detected, any voltages applied to V BUS and V CONN are removed, each port resets its
interface configuration and resumes looking for an attach event.
In the case where USB PD DR_Swap is used to swap the data roles (DFP and UFP), the source
of V BUS and V CONN do not change after the data role swap.
In the case where USB PD V CONN _Swap is used to swap the V CONN source, the V BUS
Source/Sink and DFP/UFP roles are maintained during and after the V CONN swap.
The last step in the normal USB Type-C connect process is for the USB device to be attached
and enumerated per standard USB 2.0 and USB 3.1 processes.
The figures in the following sections illustrate the CC1 and CC2 routing after the CC
detection process is complete. In these figures, V BUS and V CONN may or may not actually be
available.
Referring to Figure 4-7, a port that behaves as a Source has the following functional
characteristics:
1. The Source uses a FET to enable/disable power delivery across V BUS and initially the
Source has V BUS disabled.
2. The Source supplies pull-up resistors (Rp) on CC1 and CC2 and monitors both to
detect a Sink. The presence of an Rd pull-down resistor on either pin indicates that a
Sink is being attached. The value of Rp indicates the initial USB Type-C Current level
supported by the host.
3. The Source uses the CC pin pull-down characteristic to detect and establish the
correct routing for the USB SuperSpeed data path and determine which CC pin is
intended for supplying V CONN .
4. Once a Sink is detected, the Source enables V BUS and V CONN .
5. The Source can dynamically adjust the value of Rp to indicate a change in available
USB Type-C Current to a Sink.
6. The Source monitors the continued presence of Rd to detect Sink detach. When a
detach event is detected, the Source removes, if supplied, V BUS and V CONN , and
returns to step 2.
7. If the Source supports advanced functions (USB Power Delivery and/or Alternate
Modes), USB PD communication is required.
Figure 4-8 illustrates the functional model for CC1 and CC2 for a Source that supports USB
PD PR_Swap.
Referring to Figure 4-9, a port that behaves as a Sink has the following functional
characteristics:
1. The Sink terminates both CC1 and CC2 to GND using pull-down resistors.
2. The Sink determines that a Source is attached by the presence of power on V BUS .
3. The Sink uses the CC pin pull-up characteristic to detect and establish the correct
routing for the USB SuperSpeed data path.
4. The Sink can optionally monitor CC to detect an available higher USB Type-C Current
from the Source. The Sink shall manage its load to stay within the detected Source
current limit.
5. If the Sink supports advanced functions (USB Power Delivery and/or Alternate
Modes), USB PD communication is required.
Figure 4-10 illustrates the functional model for CC1 and CC2 for a Sink that supports USB PD
PR_Swap and supports USB PD V CONN _Swap prior to attach.
Figure 4-10 UFP Functional Model Supporting USB PD PR_Swap and V CONN _Swap
Referring to Figure 4-11, a port that can alternate between DFP and UFP behaviors has the
following functional characteristics:
1. The DRP uses a FET to enable/disable power delivery across V BUS and initially when
in Source mode has V BUS disabled.
4.5.1.4 USB Type-C Port Power Roles and Role Swapping Mechanisms
USB Type-C ports on products (USB hosts, USB devices, USB chargers, etc.) can be generally
characterized as implementing one of seven power role behavioral models:
• Source-only
• Source (Default) – strong preference toward being a Source but subsequently
capable of becoming a Sink using USB PD swap mechanisms.
• Sink-only
• Sink (Default) – strong preference toward being a Sink but subsequently capable of
becoming a Source using USB PD swap mechanisms.
• DRP: Toggling (Source/Sink)
• DRP: Sourcing Device
• DRP: Sinking Host
Two independent sets of swapping mechanisms are defined for USB Type-C port
implementations, one based on role swapping within the initial state machine connection
process and the other based on subsequent use of USB PD-based swapping mechanisms.
A USB Type-C DRP-based product may incorporate either or both the Try.SRC and Try.SNK
swap mechanisms to affect the resulting role. Try.SRC allows a DRP that has a policy-based
preference to be a Source when connecting to another DRP to effect a transition from a
destined Sink role to the Source role. Alternately, Try.SNK allows a DRP that has a policy-
based preference to be a Sink when connecting to another DRP to effect a transition from a
destined Source role to the Sink role. Connection timing and other factors are involved in
this process as defined in the USB Type-C state machine operation (see Section 4.5.2). It is
important to note that these mechanisms, Try.SRC and Try.SNK, can only be used once as
part of the initial connection process.
Try.SRC and Try.SNK are intended for lower-complexity products that may have a need to
swap functional roles when connecting to another multi-role product but otherwise doesn’t
benefit from implementing USB PD, e.g. connecting two phones together for exchanging data
and establishing the phone with active user input in the “host” role.
4.5.1.4.2 USB PD-based Power Role, Data Role and V CONN Swapping
Following the completion of the initial USB Type-C state machine connection process,
products may use USB PD-based swapping mechanisms to command a change power roles,
data roles and which end of the cable will supply V CONN . These mechanisms are:
• USB PD PR_Swap : swaps Source (Rp) and Sink (Rd)
• USB PD DR_Swap : swaps DFP (host data) and UFP (device data) roles
• USB PD V CONN _Swap : swaps which port supplies V CONN
Table 4-9 summarizes the behaviors of a port in response to the three USB PD swap
commands.
Sink (Default)
- 132 -
Toggling
Opt. if no
(Source/Sink)
PD support
Req. Req. Opt. Opt. Req. Req. Req.
NA if PD
DRP
supported
Source/
Table 4-10 Power Role Behavioral Model Summary
Sourcing Device
Sink/
The terms Source (SRC) and Sink (SNK) used in this section refer to the port’s power role
while the terms DFP and UFP refer to the port’s data role. A DRP (Dual-Role-Power) port is
capable of acting as either a Source or Sink. Typically Sources are found on hosts and supply
V BUS while a Sink is found on a device and consumes power from V BUS . When a connection is
initially made, the port’s initial power state and data role are established. USB PD
introduces three swap commands that may alter a port’s power or data role:
• The PR_Swap command changes the port’s power state as reflected in the following
state machines. PR_Swap does not change the port sourcing V CONN .
• The DR_Swap command has no effect on the following state machines or V CONN as it
only changes the port’s data role.
• V CONN _Swap command changes the port sourcing V CONN . The PR_Swap command
and DR_Swap command have no effect on the port sourcing V CONN .
Note: USB PD defines another optional swapping mechanism (FR_Swap) that is used in a
special case where a user interaction could inadvertently trigger a need to change the source
of V BUS . A variant of PR_Swap, FR_Swap similarly swaps Source (Rp) and Sink (Rd) between
two connected ports. For purposes of this specification, only PR_Swap is explicitly
considered in the behavior requirements and implementations that support FR_Swap should,
where applicable, apply PR_Swap-related behaviors to FR_Swap. See the USB PD
specification for further details regarding FR_Swap.
The connection state diagrams and CC behavior descriptions in this section describe the
behavior of receptacle-based ports. The plug on a direct connect device or a device with a
captive cable shall behave as a plug on a cable that is attached at its other end in normal
orientation to a receptacle, These devices shall apply and sense CC voltage levels on pin A5
only and pin B5 shall have an impedance above zOPEN, unless it is a Powered Accessory, in
which case B5 shall have an impedance Ra.
Refer to Section 4.5.2.2 for the specific state transition requirements related to each state
shown in the diagrams.
Refer to Section 4.5.2.4 for a description of which states are mandatory for each port type,
and a list of states where USB PD communication is permitted.
Figure 4-12 illustrates a connection state diagram for a Source (Host/Hub DFP).
ErrorRecovery Disabled
Directed tErrorRecovery
from any
state
AudioAccessory
AudioAcc Removed
Unattached.SRC
DebugAcc Removed
OrientedDebug
Connection
Accessory.SRC
Detected
AudioAcc
Detected for DebugAcc
Orientation
tCCDebounce Removed
Supported and
Connection DebugAcc Orientation
Removed Detected for Detected
AttachWait.SRC
tCCDebounce
UnorientedDebug
Sink Detected for Accessory.SRC
tCCDebounce
Sink
Removed
Attached.SRC
Figure 4-13 illustrates a connection state diagram for a simple Sink (Device/Hub UFP).
ErrorRecovery
Directed tErrorRecovery
from any Directed from
state any state
Dead Disabled
Battery
Unattached.SNK VBUS
Removed
Connection
Detected
Connection Debug
Removed Accessory.SNK
Attached.SNK
Figure 4-14 illustrates a connection state diagram for a Sink that supports Accessory Modes.
Directed from
any state Directed from
any state
ErrorRecovery
Disabled
Directed tErrorRecovery
from any
state
AttachWait.SNK
Powered
Source DebugAcc PowerAcc PowerAcc .Accessory
Detected for Detected for Removed Removed
tCCDebounce tCCDebounce and
VBUS
and VBUS VBUS Detected
Removed Unsupported
VBUS Detected Alternate
Removed .Accessory Mode
Not
Debug PowerAcc
Failed
Attached.SNK Accessory.SNK
Source not Detected
after tDRPTryWait
Figure 4-15 illustrates a connection state diagram for a simple DRP (Dual-Role-Power) port.
tErrorRecovery tErrorRecovery
Directed from
any state DRP Toggle Unattached.SRC
Connection
Dead DRP Toggle Detected
Battery
Unattached.SNK
Connection
Removed
Source AttachWait.SRC
Detected Source
Removed
Sink Detected for
Sink tCCDebounce
AttachWait.SNK Removed
USB PD PR_Swap
tCCDebounce was accepted
Attached.SRC
and VBUS
VBUS Detected
Removed
Attached.SNK
Received PS_RDY
from original Source
for USB PD PR_Swap
Figure 4-16 illustrates a connection state diagram for a DRP that supports Try.SRC and
Accessory Modes.
Figure 4-16 Connection State Diagram: DRP with Accessory and Try.SRC Support
Orientation Supported
DebugAcc OrientedDebug And Orientation
Directed from Removed Accessory.SRC Detected
any state ErrorRecovery
DebugAcc Removed UnorientedDebug
tErrorRecovery Accessory.SRC
Directed from
Directed from any state
any state Directed from
any state AudioAcc Removed
DRP Toggle
Unattached.SRC
Dead
Battery DRP Toggle Connection
Detected AudioAccessory
Disabled
Unattached.SNK
AudioAcc
Detected for
Connection Removed Connection DebugAcc
VBUS Connection AttachWait.SRC tCCDebounce
for tPDDebounce Removed Detected for
Removed Detected
tCCDebounce
Source Detected for
DebugAccessory tCCDebounce and
VBUS Detected Sink Dectected for
.SNK AttachWait.SNK Sink Detected Sink
tCCDebounce
for tPDDebounce Removed
Try.SRC
Source Detected
for tCCDebounce Source not tDRPTry and Attached.SRC
DebugAcc Detected no Sink
for tCCDebounce and VBUS Detected for
Detected Detected Sink
and VBUS Detected tPDDebounce
Removed
VBUS Source Detected for TryWait.SNK
Removed Attached.SNK tCCDebounce and
VBUS Detected
Received PS_RDY USB PD PR_Swap
from original Source was accepted
for USB PD PR_Swap
Figure 4-17 illustrates a connection state diagram for a DRP that supports Try.SNK and
Accessory Modes.
Figure 4-17 Connection State Diagram: DRP with Accessory and Try.SNK Support
Orientation Supported
DebugAcc OrientedDebug And Orientation
Directed from Removed Accessory.SRC Detected
any state ErrorRecovery
DebugAcc Removed UnorientedDebug
tErrorRecovery Accessory.SRC
Directed from
Directed from any state
any state Directed from
any state AudioAcc Removed
DRP Toggle
Unattached.SRC
Dead
Battery DRP Toggle Connection
Detected AudioAccessory
Disabled
Unattached.SNK Connection
Removed AudioAcc
Detected for
Connection Removed DebugAcc
VBUS Connection AttachWait.SRC tCCDebounce
for tPDDebounce Detected for
Removed Detected
tCCDebounce
Sink
DebugAccessory Try.SNK Dectected for
Sink Sink Dectected for
.SNK AttachWait.SNK tCCDebounce
Removed tCCDebounce
Source
Detected for Source not
Source Detected tPDDebounce Detected for
DebugAcc Detected for tCCDebounce and VBUS tPDDebounce Attached.SRC
for tCCDebounce and VBUS Detected after tDRPTry
and VBUS Detected Detected
Sink Detected for
VBUS tDRPTry tPDDebounce
Removed Attached.SNK and Sink not TryWait.SRC
Detected
Received PS_RDY
USB PD PR_Swap
from original Source
was accepted
for USB PD PR_Swap
A DRP or a Sink may consume default power from V BUS in any state where it is not required
to provide V BUS .
The following two tables define the electrical states for a CC pin in both a Source and a Sink.
Every port has CC1 and CC2 pins, each with its own individual CC pin state. The combination
of a port’s CC1 and CC2 pin states are be used to define the conditions under which a port
transitions from one state to another.
Table 4-11 Source Port CC Pin State
Port partner CC
CC Pin State Voltage Detected on CC when port asserts Rp
Termination
SRC.Open Open, Rp Above vOPEN
SRC.Rd Within the vRd range (i.e., between minimum
Rd
vRd and maximum vRd)
SRC.Ra Ra Below maximum vRa
Port partner CC
CC Pin State Voltage Detected on CC when port asserts Rd
Termination
SNK.Rp Rp Above minimum vRd-Connect
SNK.Open Open, Ra, Rd Below maximum vRa
The Disabled state is where the port prevents connection from occurring by removing all
terminations from the CC pins.
The port should transition to the Disabled state from any other state when directed.
A port may choose not to support the Disabled state. If the Disabled state is not supported,
the port shall be directed to either the Unattached.SNK or Unattached.SRC states after
power-on.
The ErrorRecovery state is where the port removes the terminations from the CC1 and CC2
pins for tErrorRecovery followed by transitioning to the appropriate Unattached.SNK or
Unattached.SRC state based on port type. This is the equivalent of forcing a detach event
and looking for a new attach.
The port should transition to the ErrorRecovery state from any other state when directed.
A port may choose not to support the ErrorRecovery state. If the ErrorRecovery state is not
supported, the port shall be directed to the Disabled state if supported. If the Disabled state
is not supported, the port shall be directed to either the Unattached.SNK or Unattached.SRC
states.
When in the Unattached.SNK state, the port is waiting to detect the presence of a Source.
A port with a dead battery shall enter this state while unpowered.
Both CC1 and CC2 pins shall be independently terminated to ground through Rd.
A USB 2.0 only Sink that doesn’t support accessories and is self-powered or requires only
default power and does not support USB PD may transition directly to Attached.SNK when
V BUS is detected.
A DRP shall transition to Unattached.SRC within tDRPTransition after the state of both CC
pins is SNK.Open for tDRP − dcSRC.DRP ∙ tDRP, or if directed.
When in the AttachWait.SNK state, the port has detected the SNK.Rp state on at least one of
its CC pins and is waiting for V BUS .
Both the CC1 and CC2 pins shall be independently terminated to ground through Rd.
It is strongly recommended that a USB 3.1 SuperSpeed device hold off V BUS detection to the
device controller until the Attached.SNK state or the DebugAccessory.SNK state is reached,
i.e. at least one CC pin is in the SNK.Rp state. Otherwise, it may connect as USB 2.0 when
attached to a legacy host or hub’s DFP.
A DRP shall transition to Unattached.SRC when the state of both the CC1 and CC2 pins is
SNK.Open for at least tPDDebounce.
The port shall transition to Attached.SNK after the state of only one of the CC1 or CC2 pins is
SNK.Rp for at least tCCDebounce and V BUS is detected. Note the Source may initiate USB PD
communications which will cause brief periods of the SNK.Open state on one of the CC pins
with the state of the other CC pin remaining SNK.Open, but this event will not exceed
tPDDebounce.
If the port supports Debug Accessory Mode, the port shall transition to DebugAccessory.SNK
if the state of both the CC1 and CC2 pins is SNK.Rp for at least tCCDebounce and V BUS is
detected. Note the DAM Source may initiate USB PD communications which will cause brief
periods of the SNK.Open state on one of the CC pins with the state of the other CC pin
remaining SNK.Rp, but this event will not exceed tPDDebounce.
A DRP that strongly prefers the Source role may optionally transition to Try.SRC instead of
Attached.SNK when the state of only one CC pin has been SNK.Rp for at least tCCDebounce
and V BUS is detected.
When in the Attached.SNK state, the port is attached and operating as a Sink. When the port
initially enters this state it is also operating as a UFP. The power and data roles can be
changed using USB PD commands.
A port that entered this state directly from Unattached.SNK due to detecting V BUS shall not
determine orientation or availability of higher than Default USB Power and shall not use USB
PD.
If the port supports signaling on USB SuperSpeed pairs, it shall functionally connect the USB
SuperSpeed pairs and maintain the connection during and after a USB PD PR_Swap.
If the port has entered the Attached.SNK state from the AttachWait.SNK or TryWait.SNK
states, only one the CC1 or CC2 pins will be in the SNK.Rp state. The port shall continue to
terminate this CC pin to ground through Rd.
If the port has entered the Attached.SNK state from the Attached.SRC state following a USB
PD PR_Swap, the port shall terminate the connected CC pin to ground through Rd.
The port shall meet the Sink Power Sub-State requirements specified in Section 4.5.2.3.
By default, upon entry from AttachWait.SNK or Unattached.SNK, V CONN shall not be supplied
in the Attached.SNK state. If Attached.SNK is entered from Attached.SRC as a result of a USB
PD PR_Swap, it shall maintain V CONN supply state, whether on or off, and its data
role/connections. A USB PD DR_Swap has no effect on which port sources V CONN .
The port may negotiate a USB PD V CONN _Swap. When the port successfully executes USB PD
V CONN _Swap operation and was not sourcing V CONN , it shall start sourcing V CONN within
tV CONN ON. The port shall execute the V CONN _Swap in a make-before-break sequence in
order to keep active USB Type-C to USB Type-C cables powered. When the port successfully
executes USB PD V CONN _Swap operation and was sourcing V CONN , it shall stop sourcing
V CONN within tV CONN OFF.
After receiving a USB PD PS_RDY from the original Source during a USB PD PR_Swap, the port
shall transition directly to the Attached.SRC state (i.e., remove Rd from CC, assert Rp on CC
and supply V BUS ), but shall maintain its V CONN supply state, whether off or on, and its data
role/connections.
When in the Unattached.SRC state, the port is waiting to detect the presence of a Sink or an
Accessory.
The port shall source current on both the CC1 and CC2 pins independently.
The port shall provide a separate Rp termination on the CC1 and CC2 pins as specified in
Table 4-15. Note: A direct-connected Source (e.g. a captive cabled product) presents a single
Rp termination on its CC pin (A5).
Note: A cable without an attached device can be detected, when the SRC.Ra state is detected
on one of the CC1 or CC2 pins and the other CC pin is SRC.Open. However in this case, the
port shall not transition to AttachWait.SRC.
The AttachWait.SRC state is used to ensure that the state of both of the CC1 and CC2 pins is
stable after a Sink is connected.
If the port supports Audio Adapter Accessory Mode, it shall transition to AudioAccessory
when the SRC.Ra state is detected on both the CC1 and CC2 pins for at least tCCDebounce.
A DRP that strongly prefers the Sink role may optionally transition to Try.SNK instead of
Attached.SRC when V BUS is at vSafe0V and the SRC.Rd state is detected on exactly one of the
CC1 or CC2 pins for at least tCCDebounce.
When in the Attached.SRC state, the port is attached and operating as a Source. When the
port initially enters this state it is also operating as a DFP. Subsequently, the initial power
and data roles can be changed using USB PD commands.
If the port has entered this state from the AttachWait.SRC state or the Try.SRC state, the
SRC.Rd state will be on only one of the CC1 or CC2 pins. The port shall source current on
this CC pin and monitor its state.
If the port has entered this state from the Attached.SNK state as the result of a USB PD
PR_Swap, the port shall source current on the connected CC pin and monitor its state.
The port shall supply V BUS current at the level it advertises on Rp.
The port shall supply V BUS within tV BUS ON of entering this state, and for as long as it is
operating as a power source.
The port shall not initiate any USB PD communications until V BUS reaches vSafe5V.
A port that does not support signaling on USB SuperSpeed pairs may supply V CONN in the
same manner described above.
The port shall not supply V CONN if it has entered this state as a result of a USB PD PR_Swap
and was not previously supplying V CONN . A USB PD DR_Swap has no effect on which port
sources V CONN .
The port may negotiate a USB PD V CONN _Swap. When the port successfully executes USB PD
V CONN _Swap operation and was sourcing V CONN , it shall stop sourcing V CONN within
tV CONN OFF. The port shall execute the V CONN _Swap in a make-before-break sequence in
order to keep active USB Type-C to USB Type-C cables powered. When the port successfully
executes USB PD V CONN _Swap operation and was not sourcing V CONN , it shall start sourcing
V CONN within tV CONN ON.
When the SRC.Open state is detected on the monitored CC pin, a DRP shall transition to
Unattached.SNK unless it strongly prefers the Source role. In that case, it shall transition to
TryWait.SNK. This transition to TryWait.SNK is needed so that two devices that both prefer
the Source role do not loop endlessly between Source and Sink. In other words, a DRP that
would enter Try.SRC from AttachWait.SNK shall enter TryWait.SNK for a Sink detach from
Attached.SRC.
A port shall cease to supply V BUS within tV BUS OFF of exiting Attached.SRC.
A port that is supplying V CONN shall cease to supply it within tV CONN OFF of exiting
Attached.SRC, unless it is exiting as a result of a USB PD PR_Swap.
When in the Try.SRC state, the port is querying to determine if the port partner supports the
Sink role.
Note: if both Try.SRC and Try.SNK mechanisms are implemented, only one shall be enabled
by the port at any given time. Deciding which of these two mechanisms is enabled is product
design-specific.
The port shall source current on both the CC1 and CC2 pins independently.
The port shall transition to TryWait.SNK after tDRPTry and the SRC.Rd state has not been
detected.
When in the TryWait.SNK state, the port has failed to become a Source and is waiting to
attach as a Sink. Alternatively the port is responding to the Sink being removed while in the
Attached.SRC state.
Both the CC1 and CC2 pins shall be independently terminated to ground through Rd.
The port shall transition to Unattached.SNK when the state of both of the CC1 and CC2 pins
is SNK.Open for at least tPDDebounce.
When in the Try.SNK state, the port is querying to determine if the port partner supports the
Source role.
Note: if both Try.SRC and Try.SNK mechanisms are implemented, only one shall be enabled
by the port at any given time. Deciding which of these two mechanisms is enabled is product
design-specific.
Both the CC1 and CC2 pins shall be independently terminated to ground through Rd.
The port shall then transition to Attached.SNK when the SNK.Rp state is detected on exactly
one of the CC1 or CC2 pins for at least tPDDebounce and V BUS is detected.
Alternatively, the port shall transition to TryWait.SRC if SNK.Rp state is not detected for
tPDDebounce. A Sink with Accessory Support shall transition to Unsupported.Accessory if
SNK.Rp state is not detected for tDRPTryWait.
Note: The Source may initiate USB PD communications which will cause brief periods of the
SNK.Open state on both the CC1 and CC2 pins, but this event will not exceed tPDDebounce.
When in the TryWait.SRC state, the port has failed to become a Sink and is waiting to attach
as a Source.
The port shall transition to Unattached.SNK after tDRPTry if neither of the CC1 or CC2 pins
are in the SRC.Rd state.
This state is functionally equivalent to the Unattached.SRC state in a DRP, except that
Attached.SRC is not supported.
The port shall source current on both the CC1 and CC2 pins independently.
The AttachWait.Accessory state is used to ensure that the state of both of the CC1 and CC2
pins is stable after a cable is plugged in.
The port shall transition to Unattached.SNK when the state of either the CC1 or CC2 pin is
SRC.Open for at least tCCDebounce.
The AudioAccessory state is used for the Audio Adapter Accessory Mode specified in
Appendix A.
The port shall not drive V BUS or V CONN . A port that sinks current from the audio accessory
over V BUS shall not draw more than 500 mA.
The port shall source current on at least one of the CC1 or CC2 pins and monitor to detect
when the state is no longer SRC.Ra. If the port sources and monitors only one of CC1 or CC2,
then it shall ensure that the termination on the unmonitored CC pin does not affect the
monitored signal when the port is connected to an Audio Accessory that may short both CC1
and CC2 pins together.
4.5.2.2.15.2 Exiting from AudioAccessory State
If the port is a Sink, the port shall transition to Unattached.SNK when the state of the
monitored CC1 or CC2 pin(s) is SRC.Open for at least tCCDebounce.
If the port is a Source or DRP, the port shall transition to Unattached.SRC when the state of
the monitored CC1 or CC2 pin(s) is SRC.Open for at least tCCDebounce.
4.5.2.2.16 UnorientedDebugAccessory.SRC
This state appears in Figure 4-12, Figure 4-16 and Figure 4-17.
The UnorientedDebugAccessory.SRC state is used for the Debug Accessory Mode specified in
Appendix B.
The port shall provide an Rp as specified in Table 4-15 on both the CC1 and CC2 pins and
monitor to detect when the state of either is SRC.Open.
The port shall supply V BUS current at the level it advertises on Rp. The port shall not drive
V CONN .
The port may connect any non-orientation specific debug signals for Debug Accessory Mode
operation only after entry to this state.
If the port is a DRP, the port shall transition to Unattached.SNK when the SRC.Open state is
detected on either the CC1 or CC2 pin.
The OrientedDebugAccessory.SRC state is used for the Debug Accessory Mode specified in
Appendix B.
The port shall provide an Rp as specified in Table 4-15 on both the CC1 and CC2 pins and
monitor to detect when the state of either is SRC.Open.
The port shall supply V BUS current at the level it advertises on Rp. The port shall not drive
V CONN .
The port shall connect any orientation specific debug signals for Debug Accessory Mode
operation only after entry to this state. Any non-orientation specific debug signals for
Debug Accessory Mode operation shall be connected or remain connected in this state.
If the port needs to establish USB PD communications, it shall do so only after entry to this
state. The port shall not initiate any USB PD communications until V BUS reaches vSafe5V. In
this state, the port takes on the initial USB PD role of DFP/Source.
If the port is a DRP, the port shall transition to Unattached.SNK when the SRC.Open state is
detected on either the CC1 or CC2 pin.
4.5.2.2.18 DebugAccessory.SNK
This state appears in Figure 4-13, Figure 4-14, Figure 4-16 and Figure 4-17.
The DebugAccessory.SNK state is used for the Debug Accessory Mode specified in Appendix
B.
The port shall provide an Rd as specified in Table 4-16 on both the CC1 and CC2 pins and
monitor to detect when the state of either is SRC.Open.
When in the PoweredAccessory state, the port is powering a V CONN –Powered Accessory.
The SRC.Rd state is detected on only one of the CC1 or CC2 pins. The port shall advertise
either 1.5 A or 3.0 A (see Table 4-15) on this CC pin and monitor its state.
The port shall supply V CONN (2.7 V minimum) on the unused CC pin within tVconnON-PA of
entering the PoweredAccessory state.
When the port initially enters the PoweredAccessory state it shall operate as a DFP.
The port shall use USB Power Delivery Structured Vendor Defined Messages (Structured
VDMs) to identify the accessory and enter an Alternate Mode.
The port shall transition to Try.SNK if the attached device is not a V CONN –Powered
Accessory. For example, the attached device does not support USB PD or does not respond
to USB PD commands required for a V CONN –Powered Accessory (e.g., Discover SVIDs,
Discover Modes, etc.) or is a Sink or DRP attached through a Powered Cable.
The port shall cease to supply V CONN within tV CONN OFF of exiting the PoweredAccessory
state.
If a V CONN –powered accessory does not enter an Alternate Mode, the Unsupported.Accessory
state is used to wait until the accessory is unplugged before continuing.
Attached.SNK
PowerDefault
.SNK
Power1.5.SNK
Power3.0.SNK
The Sink is only required to implement Sink Power Sub-State transitions if the Sink wants to
consume more than default USB current.
If the port wants to consume more than the default USB power, it shall monitor vRd to
determine if more current is available from the Source.
For a vRd in the vRd-1.5 range, the port shall transition to the Power1.5.SNK Sub-State.
For a vRd in the vRd-3.0 range, the port shall transition to the Power3.0.SNK Sub-State.
For a vRd in the vRd-USB range, the port shall transition to the PowerDefault.SNK Sub-State
and reduce its power consumption to the new range within tSinkAdj.
For a vRd in the vRd-3.0 range, the port shall transition to the Power3.0.SNK Sub-State.
For a vRd in the vRd-USB range, the port shall transition to the PowerDefault.SNK Sub-State
and reduce its power consumption to the new range within tSinkAdj.
For a vRd in the vRd-1.5 range, the port shall transition to the Power1.5.SNK Sub-State and
reduce its power consumption to the new range within tSinkAdj.
USB PD
SOURCE SINK DRP Communication
The figures in the following sections illustrate the CC1 and CC2 routing after the CC
detection process is complete.
Figure 4-22 illustrates the functional model for a DRP connected to a DRP in the first case
described. The single CC wire that is in a standard cable is only shown in one of the four
possible connection routes, CC1 to CC1. Port numbers have been arbitrarily assigned in the
diagram to assist the reader to understand the process description.
Figure 4-22 DRP to DRP Functional Model – CASE 1
CASE 1: The following describes the behavior when a DRP is connected to another DRP. In
this flow, the two DRPs accept the resulting Source-to-Sink relationship achieved randomly.
1. Both DRPs in the unattached state
• DRP #1 and DRP #2 alternate between Unattached.SRC and Unattached.SNK
2. DRP #1 transitions from Unattached.SRC to AttachWait.SRC
• DRP #1 in Unattached.SRC detects a CC pull down of DRP #2 in Unattached.SNK
and enters AttachWait.SRC
3. DRP #2 transitions from Unattached.SNK to AttachWait.SNK
• DRP #2 in Unattached.SNK detects pull up on a CC and enters AttachWait.SNK
4. DRP #1 transitions from AttachWait.SRC to Attached.SRC
• DRP #1 in AttachWait.SRC continues to see CC pull down of DRP #2 for
tCCDebounce, enters Attached.SRC and turns on V BUS and V CONN
5. DRP #2 transitions from AttachWait.SNK to Attached.SNK.
• DRP #2 after having been in AttachWait.SNK for tCCDebounce and having
detected V BUS , enters Attached.SNK
6. While the DRPs are in their respective attached states:
• DRP #1 (as Source) adjusts Rp as needed to limit the current DRP #2 (as Sink)
may draw
• DRP #2 (as Sink) detects and monitors vRd for available current on V BUS
• DRP #1 (as Source) monitors CC for detach and when detected, enters
Unattached.SNK (and resumes toggling between Unattached.SNK and
Unattached.SRC)
• DRP #2 (as Sink) monitors V BUS for detach and when detected, enters
Unattached.SNK (and resumes toggling between Unattached.SNK and
Unattached.SRC)
Figure 4-23 illustrates the functional model for a DRP connected to a DRP in the second case
described.
CASE 2: The following describes the behavior when a DRP is connected to another DRP. In
this flow, the DRP #2 chooses to drive the random result to the opposite result using the
Try.SRC mechanism.
1. Both DRPs in the unattached state
• DRP #1 and DRP #2 alternate between Unattached.SRC and Unattached.SNK
2. DRP #1 transitions from Unattached.SRC to AttachWait.SRC
• DRP #1 in Unattached.SRC detects a CC pull down of DRP #2 in Unattached.SNK
and enters AttachWait.SRC
3. DRP #2 transitions from Unattached.SNK to AttachWait.SNK
• DRP #2 in Unattached.SNK detects pull up on a CC and enters AttachWait.SNK
4. DRP #1 transitions from AttachWait.SRC to Attached.SRC
• DRP #1 in AttachWait.SRC continues to see CC pull down of DRP #2 for
tCCDebounce, enters Attached.SRC and turns on V BUS and V CONN
5. DRP #2 transitions from AttachWait.SNK to Try.SRC.
• DRP #2 in AttachWait.SNK has been in this state for tCCDebounce and detects
V BUS but strongly prefers the Source role, so transitions to Try.SRC
• DRP #2 in Try.SRC asserts a pull-up on CC and waits
6. DRP #1 transitions from Attached.SRC to Unattached.SNK to AttachWait.SNK
• DRP #1 in Attached.SRC no longer detects DRP #2’s pull-down on CC and
transitions to Unattached.SNK.
• DRP #1 in Unattached.SNK turns off V BUS and V CONN and applies a pull-down on
CC
CASE 3: The following describes the behavior when a DRP is connected to another DRP. In
this flow, the DRP #1 chooses to drive the random result to the opposite result using the
Try.SNK mechanism.
1. Both DRPs in the unattached state
• DRP #1 and DRP #2 alternate between Unattached.SRC and Unattached.SNK
2. DRP #1 transitions from Unattached.SRC to AttachWait.SRC
• DRP #1 in Unattached.SRC detects a CC pull down of DRP #2 in Unattached.SNK
and enters AttachWait.SRC
3. DRP #2 transitions from Unattached.SNK to AttachWait.SNK
• DRP #2 in Unattached.SNK detects pull up on a CC and enters AttachWait.SNK
4. DRP #1 transitions from AttachWait.SRC to Try.SNK
• DRP #1 in AttachWait.SRC has been in this state for tCCDebounce and detects
DRP #2’s pull-down on CC but strongly prefers the Sink role, so transitions to
Try.SNK
• DRP #1 in Try.SNK asserts a pull down on CC and waits
5. DRP #2 transitions from AttachWait.SNK to Unattached.SRC to AttachWait.SRC.
• DRP #2 in AttachWait.SNK no longer detects DRP #1’s pull up on CC and
transitions to Unattached.SRC
• DRP #2 in Unattached.SRC applies a pull up on CC
• DRP #2 in Unattached.SRC detects a pull down on a CC pin and enters
AttachWait.SRC
• DRP #1 detects DRP #2’s pull up on CC and remains in Try.SNK
6. DRP #2 transitions from AttachWait.SRC to Attached.SRC
The following describes the behavior when a Source is connected to another Source.
1. Both Sources in the unattached state
• Source #1 fails to detect a Sink’s pull-down on CC and remains in
Unattached.SRC
• Source #2 fails to detect a Sink’s pull-down on CC and remains in
Unattached.SRC
The following describes the behavior when a Sink is connected to another Sink.
1. Both Sinks in the unattached state
• Sink #1 fails to detect pull up on CC or V BUS supplied by a Source and remains in
Unattached.SNK
• Sink #2 fails to detect pull up on CC or V BUS supplied by a Source and remains
in Unattached.SNK
The following describes the behavior when a Source is connected to a legacy device adapter
that has an Rd to ground so as to mimic the behavior of a Sink.
1. Source in the unattached state
2. Source transitions from Unattached.SRC to Attached.SRC through AttachWait.SRC
• Source detects the Sink’s pull-down on CC and enters AttachWait.SRC. After
tCCDebounce, it enters Attached.SRC.
• Source turns on V BUS and V CONN
3. While the Source is in the attached state:
• Source monitors CC for detach and when detected, enters Unattached.SRC
The following describes the behavior when a legacy host adapter that has an Rp to V BUS so
as to mimic the behavior of a Source that is connected to a Sink. The value of Rp shall
indicate an advertisement of Default USB Power (See Table 4-15), even though the cable
itself can carry 3 A. This is because the cable has no knowledge of the capabilities of the
power source, and any higher current is negotiated via USB BC 1.2 or by proprietary means.
1. Sink in the unattached state
2. Sink transitions from Unattached.SNK to Attached.SNK through AttachWait.SNK if
needed.
• While in Unattached.SNK, if device is not USB 2.0 only, supports accessories or
requires more than default power, it enters AttachWait.SNK when it detects a
pull up on CC and ignores V BUS . Otherwise, it may enter Attached.SNK directly
when V BUS is detected.
• Sink detects V BUS and enters Attached.SNK
3. While the Sink is in the attached state:
• Sink monitors V BUS for detach and when detected, enters Unattached.SNK
The following describes the behavior when a DRP is connected to a legacy device adapter
that has an Rd to ground so as to mimic the behavior of a Sink.
1. DRP in the unattached state
• DRP alternates between Unattached.SRC and Unattached.SNK
2. DRP transitions from Unattached.SRC to Attached.SRC
• DRP in Unattached.SRC detects the adapter’s pull-down on CC and enters
AttachWait.SRC
• DRP in AttachWait.SRC times out (tCCDebounce) and transitions to
Attached.SRC
• DRP in Attached.SRC turns on V BUS and V CONN
• DRP in AttachWait.SRC may support Try.SNK and if so, may transition through
Try.SNK and TryWait.SRC prior to entering Attached.SRC
3. While the DRP is in the attached state:
• DRP monitors CC for detach and when detected, enters Unattached.SRC (and
resumes toggling between Unattached.SNK and Unattached.SRC)
The following describes the behavior when a legacy host adapter that has an Rp to V BUS so
as to mimic the behavior of a Source is connected to a DRP. The value of Rp shall indicate an
advertisement of Default USB Power (See Table 4-15), even though the cable itself can carry
3 A. This is because the cable has no knowledge of the capabilities of the power source, and
any higher current is negotiated via USB BC 1.2 or by proprietary means.
1. DRP in the unattached state
• DRP alternates between Unattached.SRC and Unattached.SNK
2. DRP transitions from Unattached.SNK to AttachWait.SNK to Attached.SNK
• DRP in Unattached.SNK detects pull up on CC and enters AttachWait.SNK.
• DRP in AttachWait.SNK detects V BUS and enters Attached.SNK
• DRP in AttachWait.SNK may support Try.SRC and if so, may transition through
Try.SRC and TryWait.SNK prior to entering Attached.SNK
3. While the DRP is in the attached state:
• DRP monitors V BUS for detach and when detected, enters Unattached.SNK (and
resumes toggling between Unattached.SNK and Unattached.SRC)
4.6 Power
Power delivery over the USB Type-C connector takes advantage of the existing USB methods
as defined by: the USB 2.0 and USB 3.1 specifications, the USB BC 1.2 specification and the
USB Power Delivery specification. The USB Type-C Current mechanism allows the Source to
offer more current than defined by the USB BC 1.2 specification. A USB power source shall
not provide more than 20 V nominal on V BUS . USB PD power sources that deliver power over
a USB Type-C connector shall follow the power rules as defined in Section 10 of the USB
Power Delivery specification.
All USB Type-C-based devices shall support USB Type-C Current and may support other USB-
defined methods for power. The following order of precedence of power negotiation shall
be followed: USB BC 1.2 supersedes the USB 2.0 and USB 3.1 specifications, USB Type-C
Current at 1.5 A and 3.0 A supersedes USB BC 1.2, and USB Power Delivery supersedes USB
Type-C Current. Table 4-14 summarizes this order of precedence of power source usage.
Nominal Maximum
Precedence Mode of Operation Voltage Current
Highest USB PD Configurable 5A
USB Type-C Current @ 3.0 A 5V 3.0 A
USB Type-C Current @ 1.5 A 5V 1.5 A
↓ USB BC 1.2 5V Up to 1.5 A 1
USB 3.1 5V See USB 3.1
Default USB Power
Lowest USB 2.0 5V See USB 2.0
Notes:
1. USB BC 1.2 permits a power provider to be designed to support a level of power between 0.5
A and 1.5 A. If the USB BC 1.2 power provider does not support 1.5 A, then it is required to
follow power droop requirements. A USB BC 1.2 power consumer may consume up to 1.5 A
provided that the voltage does not drop below 2 V, which may occur at any level of power
above 0.5 A.
For example, once the PD mode (e.g. a power contract has been negotiated) has been
entered, the device shall abide by that power contract ignoring any other previously made or
offered by the USB Type-C Current, USB BC 1.2 or USB 2.0 and USB 3.1 specifications. When
the PD mode is exited, the device shall fallback in order to the USB Type-C Current, USB BC
1.2 or USB 2.0 and USB 3.1 specification power levels.
All USB Type-C ports shall tolerate being connected to USB power source supplying default
USB power, e.g. a host being connected to a legacy USB charger that always supplies V BUS .
USB suspend power rules shall apply when the USB Type-C Current is at the Default USB
Power level or when USB PD is being used and the Suspend bit is set appropriately.
When USB Type-C Current is set at 1.5 A or 3.0 A, the Sink is allowed to continue to draw
current from V BUS during USB suspend. During USB suspend, the Sink’s requirement to track
and meet the USB Type-C Current advertisement remains in force (See Section 4.5.2.3).
USB PD provides a method for the Source to communicate to the Sink whether or not the
Sink has to follow the USB power rules for suspend.
Electronically marked cables shall draw no more than 7.5 mA from V CONN during USB
suspend.
The USB Type-C connector uses CC pins for configuration including an ability for a Source to
advertise to its port partner (Sink) the amount of current it can supply:
• Default values defined by the USB Specification
(500 mA for USB 2.0 ports, 900 mA for USB 3.1 ports)
• 1.5 A
• 3.0 A
A Sink that takes advantage of the additional current offered (e.g., 1.5 A or 3.0 A) shall
monitor the CC pins and shall adjust its current consumption within tSinkAdj to remain
within the value advertised by the Source. While a USB PD contract is in place, a Sink is not
required to monitor USB Type-C current advertisements and shall not respond to USB
Type-C current advertisements.
The Source shall supply V BUS to the Sink within tV BUS ON. V BUS shall be in the specified
voltage range at the advertised current.
A Source (port supplying V BUS ) shall protect itself from a Sink that draws current in excess
of the port’s USB Type-C Current advertisement.
The Source adjusts Rp (or current source) to advertise which of the three current levels it
supports. See Table 4-15 for the termination requirements for the Source to advertise
currents.
The value of Rp establishes a voltage (vRd) on CC that is used by the Sink to determine the
maximum current it may draw.
Table 4-26 defines the CC voltage range observed by the Sink that only support default USB
current.
If the Sink wants to consume more than the default USB current, it shall track vRd to
determine the maximum current it may draw. See Table 4-27.
Figure 4-30 and Figure 4-31 illustrate where the Sink monitors CC for vRd to detect if the
host advertises more than the default USB current.
USB Type-C-based BC 1.2 chargers that are capable of supplying at least 1.5 A shall advertise
USB Type-C Current at the 1.5 A level, otherwise the charger shall advertise USB Type-C
Current at the Default USB Power level. A USB Type-C-based BC 1.2 charger that also
supports USB Type-C Current at 3.0 A may advertise USB Type-C Current at 3.0 A.
A proprietary power source with a USB Type-C-captive cable or a USB Type-C receptacle that
is capable of supplying at least 3.0 A shall advertise USB Type-C Current at least at the 3.0 A
level.
Figure 4-32 illustrates how the USB PD BMC signaling is carried over the USB Type-C cable’s
CC wire.
Figure 4-33 illustrates USB PD BMC signaling as seen on CC from both the perspective of the
Source and Sink. The breaks in the signaling are intended to represent the passage of time.
While an USB PD Explicit Contract is in place, the Source shall advertise a USB Type-C
Current of either 1.5 A or 3.0 A. The Source upon entry into an Explicit Contract shall
advertise an Rp value of 1.5 A or 3.0 A after it receives the GoodCRC in response to the first
PS_RDY Message and before it sends any other messages. Refer to Section 1.6 of the USB
Power Delivery specification for a definition of an Explicit Contract.
USB hubs shall have an upstream facing port (to connect to a host or hub higher in the USB
tree) that may be a Sourcing Device (See Section 4.8.4). The hub shall clearly identify to the
user its upstream facing port. This may be accomplished by physical isolation, labeling or a
combination of both.
USB hub’s downstream facing ports shall not have Dual-Role-Data (DRD) capabilities.
However, these ports may have Dual-Role-Power (DRP) capabilities.
CC pins are used for port-to-port connections and shall be supported on all USB Type-C
connections on the hub.
USB hub ports shall not implement or pass-through Alternate or Accessory Modes. SBU pins
shall not be connected (zSBUTermination) on any USB hub port.
The USB hub’s DFPs shall support power source requirements for a Source. See Section
4.8.1.
4.8 Chargers
4.8.1 DFP as a Power Source
Sources (e.g. battery chargers, hub downstream ports and hosts) may all be used for battery
charging. When a charger is implemented with a USB Type-C receptacle or a USB Type-C
captive cable, it shall follow all the applicable requirements.
• A Source shall expose its power capabilities using the USB Type-C Current method
and it may additionally support other USB-standard methods (USB BC 1.2 or USB-
PD).
• A Source may also expose its identity and/or power capabilities using a proprietary
(e.g. non-USB-standard) method. A proprietary method may source up to 5 A if it
has a captive cable capable of carrying that level of current. See Section 4.6.2.3 for
additional requirements.
• A Source advertising its current capability using USB BC 1.2 shall meet the
requirements in Section 4.6.2.2 regarding USB Type-C Current advertisement.
• A Source that has negotiated a USB-PD contract shall meet the requirements in
Section 4.6.2.4 regarding USB Type-C Current advertisement.
• If a Source is capable of supplying a voltage greater than default V BUS , it shall fully
conform to the USB-PD specification, and shall negotiate its power contracts using
only USB-PD.
• If a Source is capable of reversing source and sink power roles, it shall fully conform
to the USB-PD specification, and shall negotiate its power contracts using only USB-
PD.
• If a Source is capable of supplying a current greater than 3.0 A, it shall use the USB-
PD Discover Identity to determine the current carrying capacity of the cable.
• A USB-based charger with a USB Type-C receptacle shall not advertise current
exceeding 3.0 A except when it uses the USB-PD Discover Identity mechanism to
determine the cable’s actual current carrying capability and then it shall limit the
advertised current accordingly.
4.8.1.2 USB-based Chargers with USB Type-C Captive Cables
• A USB-based charger with a USB Type-C captive cable that supports USB PD shall
only apply power to V BUS when it detects a Sink is attached and shall remove power
from V BUS when it detects the Sink is detached (vOPEN).
• A USB-based charger with a USB Type-C captive cable that does not support USB PD
may supply V BUS at any time. It is recommended that such a charger only apply
power to V BUS when it detects a Sink is present and remove power from V BUS when it
detects the Sink is not present (vOPEN).
• A USB-based charger with a USB Type-C captive cable shall limit its current
advertisement so as not to exceed the current capability of the cable (up to 5 A).
• The voltage as measured at the plug of a USB-based charger with a USB Type-C
captive cable may be up to 0.75 × I / 3 V (0 < I ≤ 3 A), or 0.75 × I / 5 V (0 < I ≤ 5 A)
lower than the standard tolerance range for the chosen voltage, where I is the actual
current being drawn.
Figure 4-34 USB Type-C Cable’s Output as a Function of Load for Non-PD-based
USB Type-C Charging
5.5V
4.75V
4V
0V
0A 1A 2A 3A
Type-C Current Load Line
Vmax
Vmin
Vmin-
0.75
0V
0A 1A 2A 3A
3A PD Load Line
Vmax
Vmin
Vmin-
0.75
0V
0A 1A 2A 3A 4A 5A
5A PD Load Line
• Note: The maximum allowable cable IR drop for ground is 250 mV (see Section
4.4.1). This is to ensure the signal integrity of the CC wire when used for connection
detection and USB PD BMC signaling.
A product with a USB Type-C connector that consumes power may support proprietary
charging methods, these products shall not support methods that redefine V BUS voltage
beyond what is defined by the USB 2.0 and USB 3.1 specifications.
The Sinking Host shall follow the rules for a DRP (See Section 4.5.1.4 and Figure 4-15). The
Sinking DFP shall support USB PD and shall support the DR_Swap command in order to get
the Sink into the UFP data role.
The Sourcing Device shall follow the rules for a DRP (See Section 4.5.1.4 and Figure 4-15). It
shall also follow the requirements for the Source as Power Source (See Section 4.8.1). The
Sourcing Device shall support USB PD and shall support the DR_Swap command in order to
enable the Source to assume the UFP data role.
Circuitry to present Rd in a dead battery case only needs to guarantee the voltage on CC is
pulled within the same range as the voltage clamp implementation of Rd in order for a
Source to recognize the Sink and provide V BUS . For example, a 20% resistor of value Rd in
series with a FET with V GTH (max) < V CLAMP (max) with the gate weakly pulled to CC would
guarantee detection and be removable upon power up.
When the system with a dead battery has sufficient charge, it may use the USB PD DR_Swap
message to become the DFP.
Electronically marked cables shall support USB Power Delivery Structured VDM Discover
Identity command directed to SOP’. This provides a method to determine the characteristics
of the cable, e.g. its current carrying capability, its performance, vendor identification, etc.
This may be referred to as the USB Type-C Cable ID function.
Prior to an explicit USB PD contract, a Sourcing Device is allowed to use SOP’ to discover the
cable’s identity. After an explicit USB PD contract has been negotiated, only the Source shall
communicate with SOP’ and SOP” (see Section 5.2.2).
An electronically marked cable incorporates electronics that require V CONN , although V BUS
or another source may be used. Electronically marked cables that do not incorporate data
bus signal conditioning circuits shall consume no more than 70 mW from V CONN . During USB
suspend, electronically marked cables shall not draw more than 7.5 mA from V CONN , see
Section 4.6.1.2.
Figure 4-37 illustrates a typical electronically marked cable. The isolation elements (Iso)
shall prevent V CONN from traversing end-to-end through the cable. Ra is required in the
cable to allow the Source to determine that V CONN is needed.
Figure 4-37 Electronically Marked Cable with V CONN connected through the cable
Figure 4-38 illustrates an electronically marked cable where the V CONN wire does not extend
through the cable, therefore an SOP’ element is required at each end of the cable. In this
case, no isolation elements are needed.
For cables that only respond to SOP’, the location of the responder is not relevant.
An active cable is an electronically marked cable that incorporates data bus signal
conditioning circuits, for example to allow for implementing longer cables. Active cables
shall not draw more than 1 W from V CONN , see Section 4.4.3.
Active cables may or may not require configuration management. Requirements for active
cables that require configuration management are provided in Section 5.2.
Refer to Section 4.4.3 for the requirements of a Source to supply V CONN . When V CONN is not
present, a powered cable shall not interfere with normal CC operation including Sink
detection, current advertisement and USB PD operation.
The V CONN -powered accessory exposes a maximum impedance to ground of Ra on the V CONN
pin and Rd on the CC pin.
When operating in the UFP role and when V BUS is not present, V CONN -powered accessories
shall treat the application of V CONN as an attach signal, and shall respond to USB Power
Delivery messages.
When powered by only V CONN , a V CONN -powered accessory shall negotiate an Alternate
Mode. If it fails to negotiate an Alternate Mode within tAMETimeout, its port partner
removes V CONN .
V CONN -powered accessories shall be able to operate over a range of 2.7 V to 5.5 V on V CONN .
The removal of V CONN when V BUS is not present shall be treated as a detach event.
When V BUS is supplied, a V CONN -powered accessory is subject to all of the requirements for
Alternate Modes, including presenting a USB Billboard Device Class interface if negotiation
for an Alternate Mode fails.
1.5 A @ 5 V 180 μA ± 8% 22 kΩ ± 5% 12 kΩ ± 5%
3.0 A @ 5 V 330 μA ± 8% 10 kΩ ± 5% 4.7 kΩ ± 5%
Notes:
1. For Rp when implemented in the USB Type-C plug on a USB Type-C to USB 3.1 Standard-A Cable
Assembly, a USB Type-C to USB 2.0 Standard-A Cable Assembly, a USB Type-C to USB 2.0 Micro-B
Receptacle Adapter Assembly or a USB Type-C captive cable connected to a USB host, a value of 56 kΩ
± 5% shall be used, in order to provide tolerance to IR drop on V BUS and GND in the cable assembly.
The Sink may find it convenient to implement Rd in multiple ways simultaneously (a wide
range Rd when unpowered and a trimmed Rd when powered). Transitions between Rd
implementations that do not exceed tCCDebounce shall not be interpreted as exceeding the
wider Rd range. Table 4-16 provides the methods and values that shall be used for the
Sink’s Rd implementation.
Table 4-17 provides the impedance value to ground on V CONN in powered cables.
Table 4-18 provides the minimum impedance value to ground on CC for a self-powered
device (Sink) or a device that supports the Disabled state or ErrorRecovery state to be
undetected by a Source.
Table 4-19 provides the impedance value for an SBU to appear open.
Termination Notes
zSBUTermination ≥ 950 kΩ Functional equivalent to an open circuit
Figure 4-39 illustrates the timing parameters associated with the DRP toggling process. The
tDRP parameter represents the overall period for a single cycle during which the port is
exposed as both a Source and a Sink. The portion of the period where the DRP is exposed as
a Source is established by dcSRC.DRP and the maximum transition time between the exposed
states is dictated by tDRPTransition.
Table 4-21 provides the timing values that shall be met for DRPs. The clock used to control
DRP swap should not be derived from a precision timing source such as a crystal, ceramic
resonator, etc. to help minimize the probability of two DRP devices indefinitely failing to
resolve into a Source-to-Sink relationship. Similarly, the percentage of time that a DRP
spends advertising Source not be derived from a precision timing source.
Table 4-26 provides the CC voltage values that shall be detected across a Sink’s Rd for a Sink
that does not support higher than default USB Type-C Current Source advertisements.
Table 4-26 Voltage on Sink CC Pins (Default USB Type-C Current only)
Table 4-27 provides the CC voltage values that shall be detected across a Sink’s Rd for a Sink
that implements detection of higher than default USB Type-C Current Source
advertisements. This table includes consideration for the effect that the IR drop across the
cable GND has on the voltage across the Sink’s Rd.
5 Functional Extensions
As Alternate Modes do not traverse the USB hub topology, they shall only be used between a
directly connected host and device.
The Structured VDMs consist of a request followed by a response. The response is either a
successful completion of the request (ACK), an indication that the device needs time before
it can service a request (BUSY), or a rejection of the request (NAK). A host and device do not
enter a mode when either a NAK or BUSY is returned.
Multiple modes may exist and/or function concurrently. For example, a Structured VDM
may be used to manage an active cable at the same time that another Structured VDM is used
to manage the device so that both the cable and device are operating in a compatible mode.
The ACK shall be sent after switching to the Alternate Mode has been completed by the UFP
for Enter Mode and Exit Mode requests. See Section 6.4.4 in the USB Power Delivery
Specification.
If a device fails to successfully enter an Alternate Mode within tAMETimeout then the device
shall minimally expose a USB 2.0 interface (USB Billboard Device Class) that is powered by
V BUS .
When a device offers multiple modes, especially where multiple Alternate Mode definitions
are needed in order to be compatible with multiple host-side implementations, successfully
entering an Alternate Mode may be predicated on only one of the available modes being
successfully recognized by a host. In this case, the device is not required to expose but may
still expose a USB Billboard Device Class interface to indicate to the host the availability and
status of the modes it supports.
The host may send an Enter Mode after tAMETimeout. If the device enters the mode, it shall
respond with an ACK and discontinue exposing the USB Billboard Device Class interface. The
device may expose the USB Billboard Device Class interface again with updated capabilities.
The current supplied over V CONN may be redefined by a specific Alternate Mode but the
power shall not exceed the current rating of the pin (See Section 3.7.7.4).
Figure 5-1 Pins Available for Reconfiguration over the Full-Featured Cable
Figure 5-2 illustrates the only pins that shall be available for functional reconfiguration in
direct connect applications such as a cradle dock, captive cable or a detachable notebook.
The pins highlighted in yellow are the only pins that shall be reconfigured. Three additional
pins are available because this configuration is not limited by the cable wiring.
Figure 5-2 Pins Available for Reconfiguration for Direct Connect Applications
The USB 2.0 data pins (A6, A7) shall remain connected to the USB host controller during
entry, while in and during exit of an Alternate Mode.
Two requirements are specified in order to minimize risk of damage to the USB SuperSpeed
transmitters and receivers in a USB host or device:
• When operating in an Alternate Mode and pin pairs A11, A10 (RX1) and B11, B10
(RX2) are used, these shall be AC coupled in or before the USB Type-C plug.
• When operating in an Alternate Mode and pin pairs A2, A3 (TX1) and B2, B3 (TX2)
are used, the DC blocking capacitors in the system used on these pin pairs for USB
SuperSpeed signaling shall also be used for Alt Mode signaling.
• Alternate Mode signals being received at the USB Type-C receptacle shall not exceed
the value specified for VTX-DIFF-PP in Table 6-17 of the USB 3.1 specification.
Direct connect applications shall ensure that any stubs introduced by repurposing the extra
D+/D− pair do not interfere with USB communication with compliant hosts that short the
pairs of pins together on the receptacle. This can be ensured by placing the Alternate Mode
switch close to the plug, by adding inductors to eliminate the stubs at USB 2.0 frequencies,
by AC-terminating the long stubs to remove reflections at the cost of attenuated signal, or by
other means.
When in an Alternate Mode, activity on the SBU lines shall not interfere with USB PD BMC
communications or interfere with detach detection.
The AC coupling requirement results from the use of AC coupling in the USB 3.1
specification. This requires that the TX signals are AC coupled within the system before the
physical connector, but that the RX signals are DC coupled within the system. There is thus
just one DC blocking capacitor in each connection between the SuperSpeed transmitter PHY
and the SuperSpeed receiver PHY.
Figure 5-3 shows the key components in a typical Alternate Mode implementation using a
USB Type-C to USB Type-C full featured cable. This implementation meets the AC coupling
requirements, as the capacitors required to be in or before the USB Type-C plug are
implemented behind the TX pins in the port partner.
Figure 5-3 Alternate Mode Implementation using a USB Type-C to USB Type-C Cable
It should be noted that the AC capacitor is placed in the system next to the USB Type-C
receptacle, so that the system components (the orientation switch, the Alternate Mode
selection multiplexer, and other system components) operate within the common mode
limits set by the local PHY. This applies, in the USB SuperSpeed operation, to both the
transmit path and the receive path within the local system. The receive path is isolated from
the common mode of the port partner by the AC cap that is implemented on the TX path in
the port partner.
Figure 5-4 shows the key components in a typical Alternate Mode implementation using
either a USB Type-C to Alternate Mode connector cable, or a USB Type-C Alternate Mode
Direct Attach device. In both cases it is necessary that the system path behind the RX pins
on the USB receptacle be isolated from external common mode. This requirement is met by
incorporating capacitors in or behind the USB Type-C plug on the Alternate Mode cable or
Alternate Mode device.
Figure 5-4 Alternate Mode Implementation using a USB Type-C to Alternate Mode
Cable or Device
In the case where the Alt Mode System is required to implement DC blocking capacitors
within the system between active system components and the Alt Mode connector, then this
provides the necessary isolation and further capacitors in the USB Type-C to Alt Mode
adapter cable are not necessary, and may indeed impair signal integrity.
The USB Safe State is defined by the USB PD specification. The USB Safe State defines an
electrical state for the SBU1/2 and SSTX/SSRX for DFPs, UFPs, and Active Cables when
transitioning between USB and an Alternate Mode. SBU1/2 and SSTX/SSRX must transition
to the USB Safe State before entering to or exiting from an Alternate Mode. Table 5-1 defines
the electrical requirements for the USB Safe State. See the USB-PD Specification for more
detail on entry/exit mechanisms to the USB Safe State.
Table 5-2 USB Billboard Device Class Availability Following Alternate Mode Entry
Failure
Maximum Description
tAMETimeout 1000 ms The time between a Sink attach until a
USB Billboard Device Class interface is
exposed when an Alternate Mode is
not successfully entered
While operating in an Alternate Mode, the signaling shall not cause noise ingression onto
USB signals operating concurrently that exceeds the Vnoise parameters given in Table 5-3.
Limit Bandwidth
Vnoise on BMC during BMC Active 30 mV 100 ns time constant filter
Vnoise on BMC during BMC Idle 100 mV 100 ns time constant filter
Vnoise on D+/D− (Single-ended) 40 mV 500 MHz
Vnoise on D+/D− (Differential) 10 mV 500 MHz
Note: Each Vnoise parameter is the max noise ingression level allowed onto the respective interface
that is due to two SBU aggressors from the Alternate Mode signaling, under respective worse case
scenarios. The coupling between SBU_A/SBU_B and CC within a USB Type-C cable shall meet the
requirement described in Section 3.7.2.3.4. The coupling between SBU_A/SBU_B and USB D+/D−
within a USB Type-C cable shall meet the requirement described in Section 3.7.2.3.5.
Figure 5-5 illustrates the USB DisplayPort Dock example in a block diagram form.
The system uses USB PD Structured VDMs to communicate with the dock to discover that it
supports a compatible Alternate Mode. The system then uses a Structured VDM to enter the
dock mode. Since USB PD is used, it may also be used to negotiate power for the system and
dock. In this example, the USB SuperSpeed signals allow the dock to work as a USB-only
dock when attached to a system that does not fully support the dock or even USB PD.
1. Host system does not support USB PD or supports USB PD without Structured VDMs
o The host does not support USB PD, or supports USB PD but not Structured
VDMs, so it will not look for SVIDs using the Structured VDM method.
o The host will discover the USB hub and operates as it would when connected
to any USB hub.
o Since the host will not send an Enter Mode command, after tAMETimeout the
dock will expose a USB Billboard Device Class interface that the host will
enumerate. The host then reports to the user that an unsupported Device
has been connected, identifying the type of Device from the USB Billboard
Device Class information.
2. Host system supports USB PD and Structured VDMs but does not support this
specific USB DisplayPort Dock
o The host discovers the USB hub and operates as it would when connected to
any USB hub.
o The Host looks for SVIDs that it recognizes. The VID associated with this USB
DisplayPort Dock may or may not be recognized by the Host.
o If that VID is recognized by the Host, the Host then requests the modes
associated with this VID. The mode associated with this USB DisplayPort
Dock is not recognized by the Host.
o Since the host does not recognize the mode as being supported hence will
not send the Enter Mode command, after tAMETimeout the dock will expose
a USB Billboard Device Class interface that the host will enumerate. The host
then reports to the user that an unsupported Device has been connected,
identifying the type of Device from the USB Billboard Device Class
information.
USB Power Delivery Structured VDMs provide a standardized mechanism for identifying and
managing the functionality of active cables.
Some managed active cables only have a single USB PD controller in the cable that responds
to USB PD Structured VDMs sent to SOP’.
When a managed active cable requires independent management at each end of the cable,
separate USB PD controllers responding to USB PD Structured VDMs sent to SOP’ and SOP”
can be located in each plug.
5.2.1 Requirements for Managed Active Cables that respond to SOP’ and SOP”
After a power-on reset event or a USB PD Hard Reset, the USB PD controller attached to the
Source is assigned SOP’ and the USB PD controller attached to the Sink is assigned SOP”.
After a USB PD Cable Reset, the plug being supplied V CONN responds to SOP’ independent of
whether it is the plug attached to the Source or Sink. The controllers can sense whether
they are SOP’ or SOP” based on the presence of V CONN at the plug’s V CONN pin as only one
port supplies V CONN .
Figure 5-6 illustrates the process that shall be followed to assign SOP’ and SOP” to the ends
attached to the Source and Sink, respectively, at power on. In the Unassigned state, the
active cable will not respond to any USB PD communication sent to SOP’ or SOP”. The
parameter tV CONN Stable allows time for the active cable to set up to communicate.
Figure 5-6 Managed Active Cable Plug SOP’ and SOP” Assignment
VCONN on
Unassigned
(SOP’, SOP”)
Cable Reset
tVCONNStable
Local VCONN
Present Present/Absent Absent
Assigned Assigned
SOP’ SOP”
When V CONN is removed, the plug’s local V CONN shall discharge to below its SOP’ detection
threshold within 20 ms.
A managed active cable shall assure that the two USB PD controllers are uniquely assigned
via the mechanism described here, one as SOP’ and the other as SOP”.
USB PD supports three types of USB Type-C-related swaps that may or may not impact
V CONN :
• USB PD V CONN _Swap – The port previously not supplying V CONN sources V CONN and
the assignment of SOP’ and SOP” remain unchanged.
• USB PD DR_Swap – The assignment of SOP’ and SOP” remain unchanged.
• USB PD PR_Swap – The assignment of SOP’ and SOP” remain unchanged.
Managed active USB Type-C to USB Type-C cables shall by default support USB operation.
Multi-modal cables (e.g., an active cable that supports an Alternate Mode in addition to USB
SuperSpeed) that use the TX/RX signal pairs shall minimally support USB 3.1 Gen 1
operation. They are encouraged to support both Gen 1 and Gen 2 operation.
Figure 5-7 illustrates a typical managed active cable. The isolation elements (Iso) shall
prevent V CONN from traversing end-to-end through the cable. Ra is required in the cable to
allow the DFP to determine that V CONN is needed.
Maximum Description
tV CONN Stable 50 ms The time between the application of V CONN
until SOP’ and SOP” shall be ready for
communication.
SOP’ and SOP” are defined to allow a vendor to communicate individually with each end the
cable.
For active cables that support both SOP’ and SOP”, after attach or a USB PD Cable Reset, the
plug directly connected to the Source shall only respond to SOP’ and the plug directly
connected to the Sink shall only respond to SOP”.
The assignment of SOP’ and SOP” to each plug remains persistent until V CONN is removed or
a subsequent USB PD Cable Reset.
A.1. Overview
Analog audio headsets are supported by multiplexing four analog audio signals onto pins on
the USB Type-C™ connector when in the Audio Adapter Accessory Mode. The four analog
audio signals are the same as those used by a traditional 3.5 mm headset jack. This makes it
possible to use existing analog headsets with a 3.5 mm to USB Type-C adapter. The audio
adapter architecture allows for an audio peripheral to provide up to 500 mA back to the
system for charging.
An analog audio adapter could be a very basic USB Type-C adapter that only has a 3.5 mm
jack or it could be an analog audio adapter with a 3.5 mm jack and a USB Type-C receptacle
to enable charge-through. The headset shall not use a USB Type-C plug to replace the 3.5
mm plug.
A.2. Detail
An analog audio adapter shall use a captive cable with a USB Type-C plug or include an
integrated USB Type-C plug.
The analog audio adapter shall identify itself by presenting a resistance to GND of ≤ Ra on
both A5 (CC) and B5 (V CONN ) of the USB Type-C plug. If pins A5 and B5 are shorted together,
the effective resistance to GND shall be less than Ra/2.
A DFP that supports analog audio adapters shall detect the presence of an analog audio
adapter by detecting a resistance to GND of less than Ra on both A5 (CC) and B5 (VCONN).
Table A-1 shows the pin assignments at the USB Type-C plug that shall be used to support
analog audio.
B8 SBU2 AGND/Mic Sleeve Audio GND (OMTP & YD/T or analog audio
microphone (CTIA).
The analog audio signaling presented by the headset on the 3.5 mm jack is expected to
comply with at least one of the following:
• The traditional American headset jack pin assignment, with the jack sleeve used for
the microphone signal, supported by CTIA-The Wireless Association
• “Local Connectivity: Wired Analogue Audio” from the Open Mobile Terminal Forum
(OMTP) forum
• “Technical Requirements and Test Methods for Wired Headset Interface of Mobile
Communication Terminal” (YT/D 1885-2009) from the China Communications
Standards Association
When in the Audio Adapter Accessory Mode, the system shall not provide V CONN power on
either CC1 or CC2. Failure to do this may result in V CONN being shorted to GND when an
analog audio peripheral is present.
The system shall connect A6/B6, A7/B7, A8 and B8 to an appropriate audio codec upon
entry into the Audio Adapter Accessory Mode. The connections for A8 (SBU1) and B8
(SBU2) pins are dependent on the adapter’s orientation. Depending on the orientation, the
microphone and analog ground pins may be swapped. These pins are already reversed
between the two major standards for headset jacks and support for this is built into the
headset connection of many codecs or can be implemented using an autonomous audio
headset switch. The system shall work correctly with either configuration.
The maximum ratings for pin voltages are referenced to GND (pins A1, A12, B1, and B12).
The non-GND pins on the plug shall be isolated from GND on the USB Type-C connector and
shall be isolated from the USB plug shell. To minimize the possibility of ground loops
between systems, AGND shall be connected to GND only within the system containing the
USB Type-C receptacle. Both the system and audio device implementations shall be able to
tolerate the Right, Left, Mic, and AGND signals being shorted to GND. The current provided
by the amplifier driving the Right and Left signals shall not exceed ±150 mA per audio
channel, even when driving a 0 Ω load.
Table A-2 shows allowable voltage ranges on the pins in the USB Type-C plug that shall be
met.
Table A-2 USB Type-C Analog Audio Pin Electrical Parameter Ratings
The maximum voltage ratings for Left and Right signals are selected to encompass a 2 Vrms
sine wave (2.828 Vp = 5.657 Vpp = 6 dBV) which is a common full-scale voltage for headset
audio output.
Headset microphones operate on a positive bias voltage provided by the system’s audio
codec and AC-couple the audio signal onto it. Some headsets may produce an audio signal
level up to 0.5 Vrms (0.707 Vp = 1.414 Vpp = -6 dBV) but this is biased so that the voltage
does not swing below GND. The bias voltage during operation is typically around 1.25 V but
it varies quite a bit depending on the specifics of the manufacturer’s design, therefore the
maximum voltage rating for the SBU pins is selected to allow a variety of existing solutions.
While one SBU pin carries the Mic signal, the other SBU pin serves as AGND carrying the
return current for Left, Right, and Mic. If we assume a worst-case headset speaker
impedance of 16 Ω per speaker, then the worst-case return current for the speakers is ± 0.2
A. If we assume that the worst-case resistance from the AGND pin to GND within the USB
Type-C system is 1 Ω (due to FET R ON within the signal multiplexer, contact, and trace
resistances), then the voltage of the AGND pin with respect to USB Type-C GND can vary
between ± 0.2 V. The minimum voltage rating for the SBU pins has been selected to allow for
this scenario with some additional margin to account for Mic signal return current and
tolerances.
The system shall exhibit no more than -48 dB linear crosstalk between the Left and Right
audio channels and exhibit no more than -51 dB linear crosstalk from the Left or Right
channel to the Mic channel. Crosstalk measurements shall be made using a measurement
adapter plug that supports USB Type-C analog audio connections according to Table A-1. In
the measurement adapter, the Left and Right channels are terminated with 32 Ω resistors to
AGND, the Mic channel is terminated with 2k Ω resistor to AGND; AGND is connected to USB
Type-C Plug Pin A8, and the Mic channel is connected to USB Type-C Plug Pin B8.
Crosstalk shall be measured by using the system to drive a sine wave signal to the Left
output channel and zero signal to the Right output channel. The system shall configure the
Mic channel according to the default Mic operating mode supported by the system. AC
voltage levels at the Left, Right and Mic channels are measured across the corresponding
termination resistors using a third-octave filter at the sine signal frequency. Left – Right
crosstalk is reported as ratio of the Right channel voltage to the Left channel voltage
expressed in decibels. Similarly, the Left – Mic crosstalk is reported. The measurements
shall be conducted at 31.5, 63, 125, 250, 500, 1000, 2000, 4000, 8000 and 16000 Hz
frequencies. The measurements shall be repeated so that the sine wave signal is driven to
the Right channel and Right – Left and Right – Mic crosstalk results are obtained. Both USB
Type-C plug orientations shall be measured.”
A.4.1. Passive 3.5 mm to USB Type-C Adapter – Single Pole Detection Switch
Figure A-1 illustrates how a simple 3.5 mm analog audio adapter can be made. In this
design, there is an audio plug that contains a single-pole detection switch that is used to
completely disconnect the CC and V CONN pins from digital GND when no 3.5 mm plug is
inserted. This has the effect of triggering the USB Type-C presence detect logic upon
insertion or removal of either the 3.5 mm plug or the audio adapter itself.
Figure A-2 illustrates a 3.5 mm analog audio adapter that supports charge-through
operation. Charging power comes into the adapter through a USB Type-C receptacle and is
routed directly to the adapter’s USB Type-C plug, which is plugged into the device being
charged. This design is limited to providing 500 mA of charge-through current since it has
no way to advertise greater current-sourcing capability. The USB Type-C receptacle
presents Rd on both of its CC pins because a CC pull-down must be present for the receptacle
to indicate that it wants to consume V BUS current. USB Type-C systems that support analog
audio should ensure that charging is not interrupted by insertion or removal of the 3.5 mm
audio plug and that audio is not interrupted by insertion or removal of the cable connected
to the audio adapter’s USB Type-C receptacle by using the system’s presence detection logic
monitoring the states of both the CC1 and CC2 pins and V BUS .
Figure A-2 Example 3.5 mm to USB Type-C Adapter Supporting 500 mA Charge-
Through
This appendix covers the functional requirements for the USB Type-C Debug Accessory Mode
(DAM), Debug and Test System (DTS), and Target System (TS). The USB Type-C connector is
ideal for debug of closed-chassis, form-factor devices. Debug covers many areas, ranging
from detailed JTAG Test Access Port (TAP)-level debug in a lab to high-level debug of
software applications in production. Lab debug requires early debug access to hardware
registers soon after reset, whereas software debug uses kernel debuggers, etc. to access
software state. Debug Accessory Mode in USB Type-C enables debug of closed-chassis, form-
factor devices by re-defining the USB Type-C ports for debug purposes.
Basic debug requirements are defined as a standard feature, and additional debug features
may be added as per vendor specifications.
B.2. Functional
The USB Type-C Debug Accessory Mode follows a layered structure as shown in Figure B-1,
defining the minimum physical layer for Attach, Detection and Power. Orientation detection
is optional normative. The transport layer is left proprietary and is not covered in this
document.
Figure B-2 shows the pin assignments of the DTS plug that are used to support DAM. The
pins highlighted in yellow are those available to be configured for debug signals. Both CC1
and CC2 are used for current advertisement and optional orientation detection.
The DTS and TS must follow the USB Safe State detailed in Section 5.1.2.2 at all times
(whether in DAM or not).
Table B-1 summarizes the expected results when interconnecting a DTS Source, Sink or DRP
port to a TS Source, Sink or DRP port.
The typical flow for the configuration of the interface in the general case of a DTS to a TS is
as follows:
1. Detect a valid connection between the DTS (Source, Sink, or DRP) and TS (Source,
Sink, or DRP)
2. Optionally determine orientation of the plug in the receptacle
3. Optionally establish USB PD communication over CC for advanced power delivery
negotiation and alternate modes. USB PD communication is allowed only if the
optional orientation of the plug is determined.
4. Establish test access connections with the available USB Type-C signals
The DTS DRP will connect as either a Source or a Sink, but its state diagram gives preference
to the Source role.
The general concept for setting up a valid connection between a DTS and TS is based on
being able to detect the typical USB Type-C termination resistances. However, detecting a
Debug Accessory Mode connection requires that both CC pins must detect a pull-up (Rp) or
pull-down (Rd) termination. A USB Type-C Cable does not pass both CC wires so a
receptacle to receptacle Debug Accessory Mode connection cannot be detected.
To detect either an Rp/Rp or Rd/Rd, the DTS must be a captive cable or a direct-attach
device with a USB Type-C plug and the TS must have a USB Type-C receptacle.
This section provides reference connection state diagrams for CC-based behaviors of the
DTS. The TS connection state diagrams are found in Section 4.5.2.
Refer to Section B.2.4.1 for the specific state transition requirements related to each state
shown in the diagrams.
Refer to Section B.2.4.3 for a description of which states are mandatory for each port type
and a list of states where USB PD communication is permitted.
Directed from
any state
ErrorRecovery
Dead Disabled
Battery
UnattachedDeb
.SRC
TS
Detected
TS
Removed
AttachWaitDeb
.SRC
TS Detected for
tCCDebounce
TS
Removed
AttachedDeb
.SRC
Figure B-4 illustrates a connection state diagram for a simple DTS Sink.
Directed from
any state
ErrorRecovery
Dead Disabled
Battery
UnattachedDeb
.SNK
TS
Detected
TS
Removed
AttachWaitDeb
.SNK
TS Detected for
tCCDebounce
And VBUS Detected
VBUS
Removed
AttachedDeb
.SNK
ErrorRecovery Disabled
tErrorRecovery
Directed
from any
state UnattachedDeb
Debug .SRC
Dead Toggle
Battery
Debug TS
UnattachedDeb Toggle Detected
.SNK
AttachWaitDeb
TS TS .SRC
Detected Removed
TS Removed
for tPDDebounce TS Detected for
AttachWaitDeb
TS tCCDebounce
.SNK
Removed
TryDeb.SRC TryWaitDeb
tDRPTry and
TS not Detected .SNK
VBUS
TS Detected for
Removed
tCCDebounce and
VBUS Detected
TS not Detected for
TryDeb.SRC tPDDebounce
The DTS state machine requirements follow those outlined in Section 4.5.2.2 for the general
USB Type-C state machines with the additional following states defined.
Note, V CONN shall not be driven by any DTS or TS port in any state.
This state appears in Figure B-3, Figure B-4, and Figure B-5.
The ErrorRecovery state is where the DTS cycles its connection by removing all terminations
from the CC pins for tErrorRecovery followed by transitioning to the appropriate
UnattachedDeb.SNK or UnattachedDeb.SRC state based on DTS type.
The DTS should transition to the ErrorRecovery state from any other state when directed.
A DTS may choose not to support the ErrorRecovery state. If the ErrorRecovery state is not
supported, the DTS shall be directed to the Disabled state if supported. If the Disabled state
When in the UnattachedDeb.SNK state, the DTS is waiting to detect the presence of a TS
Source.
A DTS with a dead battery shall enter this state while unpowered.
A DTS DRP shall transition to UnattachedDeb.SRC within tDRPTransition after the state of
one or both CC pins is SNK.Open for tDRP − dcSRC.DRP ∙ tDRP, or if directed.
When in the AttachWaitDeb.SNK state, the DTS has detected the SNK.Rp state on both CC
pins and is waiting for V BUS .
A DTS Sink shall transition to UnattachedDeb.SNK when the state of one or both CC pins is
SNK.Open for at least tPDDebounce.
A DTS DRP shall transition to UnattachedDeb.SRC when the state of one or both CC pins is
SNK.Open for at least tPDDebounce.
A DTS Sink shall transition to AttachedDeb.SNK when neither CC pin is SNK.Open after
tCCDebounce and V BUS is detected.
A DTS DRP shall transition to TryDeb.SRC when neither CC pin is SNK.Open after
tCCDebounce and VBUS is detected.
When in the AttachedDeb.SNK state, the DTS is attached and operating as a DTS Sink.
The port shall provide an Rd as specified in Table 4-12 on both CC pins if orientation is not
needed. See Section B.2.6 for orientation detection.
The port shall source current on both CC pins and monitor to detect when VBUS is removed.
If the DTS needs to establish a USB PD communications, it shall do so only after entry to this
state. In this state, the DTS takes on the initial USB PD role of UFP/Sink.
The DTS shall connect the debug signals for Debug Accessory Mode operation only after
entry to this state.
The DTS may follow the DAM Sink Power Sub-State behavior specified in Section 4.5.2.3
When in the UnattachedDeb.SRC state, the DTS is waiting to detect the presence of a TS Sink
The DTS shall provide a unique Rp value on each CC pin as specified in Section 4.5.2.3
The DTS shall transition to AttachWaitDeb.SRC when the SRC.Rd state is detected on both CC
pins.
A DTS DRP shall transition to UnattachedDeb.SNK within tDRPTransition after dcSRC.DRP ∙
tDRP, or if directed.
The AttachWaitDeb.SRC state is used to ensure that the state of both of the CC pins is stable
after a TS Sink is connected.
The DTS shall transition to AttachedDeb.SRC when V BUS is at vSafe0V and the SRC.Rd state is
detected on both of the CC pins for at least tCCDebounce.
When in the AttachedDeb.SRC state, the DTS is attached and operating as a DTS Source.
The DTS shall provide a unique Rp value on each CC pin as specified in Section B.2.4.2.
The DTS shall supply V BUS current at the level it advertises. See Section B.2.6.1.1 for
advertising current level.
The DTS shall supply V BUS within tV BUS ON of entering this state, and for as long as it is
operating as a power source.
If the DTS needs to establish USB PD communications, it shall do so only after entry to this
state. The DTS shall not initiate any USB PD communications until V BUS reaches vSafe5V. In
this state, the DTS takes on the initial USB PD role of DFP/Source.
The DTS shall connect the debug signals for Debug Accessory Mode operation only after
entry to this state.
A DTS Source shall transition to UnattachedDeb.SRC when the SRC.Open state is detected on
either CC pin.
A DTS shall cease to supply V BUS within tV BUS OFF of exiting AttachedDeb.SRC.
When in the TryDeb.SRC state, the DTS DRP is querying to determine if the TS is also a DRP,
to favor the DTS taking the Source role.
The DTS shall provide a unique Rp value on each CC pin as specified in Section B.2.4.2.
The DTS shall transition to AttachedDeb.SRC when the SRC.Rd state is detected on both CC
pins for at least tPDDebounce.
The DTS shall transition to TryWaitDeb.SNK after tDRPTry if the state of both CC pins is not
SRC.Rd.
When in the TryWaitDeb.SNK state, the DTS has failed to become a DTS Source and is
waiting to attach as a DTS Sink.
The DTS shall transition to AttachedDeb.SNK when neither CC pin is SNK.Open after
tCCDebounce and V BUS is detected.
The DTS shall transition to UnattachedDeb.SNK when the state of one of the CC pins is
SNK.Open for at least tPDDebounce or if V BUS is not detected within tPDDebounce.
When in the DebugAccessory.SNK state and the DTS Source is supplying default V BUS , the TS
Sink shall operate in one of the sub-states shown in Figure B-6. The initial TS Sink Power
Sub-State is PowerDefaultDeb.SNK. Subsequently, the TS Sink Power Sub-State is
determined by the DTS Source’s USB Type-C current advertisement determined by the Rp
value on each CC pin as shown in Table B-2. The TS Sink in the attached state shall remain
within the TS Sink Power Sub-States until either V BUS is removed or a USB PD contract is
established with the Source.
The TS Sink is only required to implement TS Sink Power Sub-State transitions if the TS Sink
wants to consume more than default USB current.
Note, a TS Source will not use the values in Table B-2. A TS Source will present the same Rp
on each CC pin using the standard Rp value for the desired current advertisement.
Attached.SNK
or
DebugAccessory.SNK
PowerDefaultDeb
.SNK
Power1.5Deb
.SNK
Power3.0Deb
.SNK
This sub-state supports DAM Sinks consuming current within the lowest range (default) of
Source-supplied current.
The port shall draw no more than the default USB power from V BUS . See Section 4.6.2.1.
If the DTS Sink wants to consume more than the default USB power, it shall monitor vRd on
both CC pins to determine if more current is available from the Source.
For any change on CC indicating a change in allowable power, the DAM Sink shall not
transition until the new vRd voltages on each CC pin have been stable for at least
tPDDebounce.
For vRd voltages on the CC pins indicating 1.5 A mode, the DAM Sink shall transition to the
Power1.5Deb.SNK Sub-State.
For vRd voltages on the CC pins indicating 3 A mode, the DAM Sink shall transition to the
Power3.0Deb.SNK Sub-State.
This sub-state supports DAM Sinks consuming current within the two lower ranges (default
and 1.5 A) of DAM Source-supplied current.
The DAM Sink shall draw no more than 1.5 A from V BUS .
The DAM Sink shall monitor both vRd voltages while it is in this sub-state.
For any change on the CC pins indicating a change in allowable power, the DAM Sink shall
not transition until the new vRd voltages on both CC pins have been stable for at least
tPDDebounce.
For vRd voltages on the CC pins indicating Default USB Power mode, the port shall transition
to the PowerDefaultDeb.SNK Sub-State and reduce its power consumption to the new range
within tSinkAdj.
For vRd voltages on the CC pins indicating 3 A mode, the port shall transition to the
Power3.0Deb.SNK Sub-State.
This sub-state supports DAM Sinks consuming current within all three ranges (default, 1.5 A
and 3.0 A) of DAM Source-supplied current.
The port shall monitor both vRd voltages while it is in this sub-state.
For any change on the CC pins indicating a change in allowable power, the port shall not
transition until the new vRd voltages on both CC pins have been stable for at least
tPDDebounce.
For vRd voltages on the CC pins indicating Default USB Power mode, the port shall transition
to the PowerDefaultDeb.SNK Sub-State and reduce its power consumption to the new range
within tSinkAdj.
For vRd voltages on the CC pins indicating 1.5 A mode, the DAM Sink shall transition to the
Power1.5Deb.SNK Sub-State.
A DTS Sink follows the same power sub-states defined in Section 4.5.2.3. The TS Source will
be advertising current with a standard Rp value that is the same for each CC pin. If optional
orientation detection is performed, the DTS Sink will only be able to determine the Rp value
from the CC pin that is set for USB PD communication.
Table B-3 defines the mandatory and optional states for each type of port. For states
allowing USB PD communication, DAM connections requiring USB PD communication shall
determine orientation by the steps described in Section B.2.6.
USB PD
Communication
DTS DTS DTS and/or Debug
Source SINK DRP Signal Activity
UnattachedDeb.SNK N/A Mandatory Mandatory Not Permitted
AttachWaitDeb.SNK N/A Mandatory Mandatory Not Permitted
AttachedDeb.SNK N/A Mandatory Mandatory Permitted
UnattachedDeb.SRC Mandatory N/A Mandatory Not Permitted
AttachWaitDeb.SRC Mandatory N/A Mandatory Not Permitted
AttachedDeb.SRC Mandatory N/A Mandatory Permitted
TryDeb.SRC N/A N/A Mandatory Not Permitted
TryWaitDeb.SNK N/A N/A Mandatory Not Permitted
This section describes interoperability behavior between DTS ports and TS ports.
The following sub-sections describe typical port-to-port interoperability behaviors for the
various combinations of DTS and TS Sources, Sinks and DRPs as presented in Table B-1.
The following describes the behavior when a DTS Source is connected to a TS Sink.
1. DTS Source and TS Sink in the unattached state
2. DTS Source transitions from UnattachedDeb.SRC to AttachedDeb.SRC through
AttachWaitDeb.SRC
• DTS Source detects the TS Sink’s pull-downs on both CC pins and enters
AttachWaitDeb.SRC. After tCCDebounce it then enters AttachedDeb.SRC
• DTS Source turns on V BUS
3. TS Sink transitions from Unattached.SNK to DebugAccessory.SNK through
AttachWait.SNK
The following describes the behavior when a DTS Source is connected to a TS DRP.
1. DTS Source and TS DRP in the unattached state
• TS DRP alternates between Unattached.SRC and Unattached.SNK
2. DTS Source transitions from UnattachedDeb.SRC to AttachedDeb.SRC through
AttachWaitDeb.SRC
• DTS Source detects the TS DRP’s pull-downs on both CC pins and enters
AttachWaitDeb.SRC. After tCCDebounce it then enters AttachedDeb.SRC
• DTS Source turns on V BUS
3. TS DRP transitions from Unattached.SNK to DebugAccessory.SNK through
AttachWait.SNK
• TS DRP in Unattached.SNK detects the DTS Source’s pull-ups on both CC pins
and enters AttachWait.SNK. After that state persists for tCCDebounce and it
detects V BUS , it enters DebugAccessory.SNK
4. While the DTS Source and TS DRP are in their respective attached states:
• DTS Source adjusts both Rp values as needed for offered current
• TS DRP detects and monitors vRd on both CC pins for available current on V BUS
and performs any orientation required
• DTS Source monitors both CC pins for detach and when detected, enters
UnattachedDeb.SRC
• TS DRP monitors V BUS for detach and when detected, enters Unattached.SNK
(and resumes toggling between Unattached.SNK and Unattached.SRC)
The following describes the behavior when a DTS Sink is connected to a TS Source.
1. TS Source and DTS Sink in the unattached state
2. TS Source transitions from Unattached.SRC to UnorientedDebugAccessory.SRC
through AttachWait.SRC
• TS Source detects the DTS Sink’s pull-downs on both CC pins and enters
AttachWait.SRC. After tCCDebounce, it enters UnorientedDebugAccessory.SRC.
• TS Source turns on V BUS
The following describes the behavior when a DTS Sink is connected to a TS DRP.
1. DTS Sink and TS DRP in the unattached state
• TS DRP alternates between Unattached.SRC and Unattached.SNK
2. TS DRP transitions from Unattached.SRC to UnorientedDebugAccessory.SRC through
AttachWait.SRC
• TS DRP in Unattached.SRC detects both CC pull-downs of DTS Sink in
UnattachedDeb.SNK and enters AttachWait.SRC
• TS DRP in AttachWait.SRC detects that the pull-downs on both CC pins persist
for tCCDebounce. It then enters UnorientedDebugAccessory.SRC and turns on
V BUS
3. DTS Sink transitions from UnattachedDeb.SNK to AttachedDeb.SNK through
AttachWaitDeb.SNK.
• DTS Sink in UnattachedDeb.SNK detects the TS DRP’s pull-ups on both CC pins
and enters AttachWaitDeb.SNK. After that state persists for tCCDebounce and it
detects V BUS , it enters AttachedDeb.SNK
• DTS sink determines advertised current from vRd on either CC pin.
7. If orientation is supported, DTS Sink adjusts Rd on the non-CC communication pin as
needed for orientation detection.
8. If orientation supported, TS DRP detects change in vRd on one of the CC pins and
transitions to OrientedDebugAccessory.SRC and performs the required orientation.
9. While the TS DRP and DTS Sink are in the attached state:
• If orientation is supported, DTS sink determines any change in advertised
current from vRd of the CC pin that has been set as the CC communication pin.
• TS DRP monitors both CC pins for detach and when detected, enters
Unattached.SNK
• DTS Sink monitors V BUS for detach and when detected, enters
UnattachedDeb.SNK
The following describes the behavior when a DTS DRP is connected to a TS Sink.
The following describes the behavior when a DTS DRP is connected to TS DRP.
Case #1:
1. Both DRPs in the unattached state
• DTS DRP alternates between UnattachedDeb.SRC and UnattachedDeb.SNK
• TS DRP alternate between Unattached.SRC and Unattached.SNK
2. DTS DRP transitions from UnattachedDeb.SRC to AttachWaitDeb.SRC
• DTS DRP in UnattachedDeb.SRC detects both CC pull-downs of TS DRP in
Unattached.SNK and enters AttachWaitDeb.SRC
3. TS DRP transitions from Unattached.SNK to AttachWait.SNK
• TS DRP in Unattached.SNK detects both CC pull-ups of DTS DRP and enters
AttachWait.SNK
Case #2:
1. Both DRPs in the unattached state
• DTS DRP alternates between UnattachedDeb.SRC and UnattachedDeb.SNK
• TS DRP alternate between Unattached.SRC and Unattached.SNK
2. DTS DRP transitions from UnattachedDeb.SNK to AttachWaitDeb.SNK
• DTS DRP in UnattachedDeb.SNK detects both CC pull-ups of TS DRP in
Unattached.SRC and enters AttachWaitDeb.SNK
3. TS DRP transitions from Unattached.SRC to UnorientedDebugAccessory.SRC through
AttachWait.SRC
• TS DRP in Unattached.SRC detects both CC pull-downs of DTS DRP and enters
AttachWait.SRC
• TS DRP in AttachWait.SRC continues to see both CC pull-downs of TS DRP for
tCCDebounce, enters UnorientedDebugAccessory.SRC and turns on V BUS
4. DTS DRP transitions from AttachWaitDeb.SNK to TryDeb.SRC
• DTS DRP in AttachWaitDeb.SNK continues to see both CC pull-ups of TS DRP
for tCCDebounce and detects VBUS, enters TryDeb.SRC
5. TS DRP transitions from UnorientedDebugAccessory.SRC to Unattached.SNK
• TS DRP in UnorientedDebugAccessory.SRC detects the removal of both CC pull-
downs of DTS DRP and enters Unattached.SNK
6. TS DRP transitions from Unattached.SNK to AttachWait.SNK
• TS DRP in Unattached.SNK detects both CC pull-ups of DTS DRP and enters
AttachWait.SNK
7. DTS DRP transitions from TryDeb.SRC to AttachedDeb.SRC
• DTS DRP in TryDeb.SRC detects both CC pull-downs of TS DRP for
tPDDebounce and enters AttachedDeb.SRC
• DTS DRP turns on VBUS
8. TS DRP transitions from AttachWait.SNK to DebugAccessory.SNK
• TS DRP detects DTS DRP’s pull-ups on both CC pins for tCCDebounce and
detects V BUS and enters DebugAccessory.SNK
9. While the DTS DRP and TS DRP are in their respective attached states:
The following describes the behavior when a DTS DRP is connected to TS Source.
1. DTS DRP and TS Source in the unattached state
• DTS DRP alternates between UnattachedDeb.SRC and UnattachedDeb.SNK
• TS Source in Unattached.SRC
2. DTS DRP transitions from UnattachedDeb.SNK to AttachWaitDeb.SNK
• DTS DRP in UnattachedDeb.SNK detects pull-ups on both CC pins and enters
AttachWaitDeb.SNK
3. TS Source transitions from Unattached.SRC to UnorientedDebugAccessory.SRC
through AttachWait.SRC
• TS Source in Unattached.SRC detects both CC pull-downs of DTS DRP and enters
AttachWait.SRC
• TS Source in AttachWait.SRC continues to see both CC pull-downs of DTS DRP
for tCCDebounce, enters UnorientedDebugAccessory.SRC and turns on V BUS
4. DTS DRP transitions from AttachWaitDeb.SNK to TryDeb.SRC
• DTS DRP in AttachWaitDeb.SNK continues to see both CC pull-ups of TS DRP for
tCCDebounce and detects V BUS , enters TryDeb.SRC
5. TS Source transitions from UnorientedDebugAccessory.SRC to Unattached.SRC
• TS Source in UnorientedDebugAccessory.SRC detects the removal of both CC
pull-downs of DTS DRP and enters Unattached.SRC
6. DTS DRP transitions from TryDeb.SRC to TryWaitDeb.SNK
• After tDRPTry, DTS DRP does not see pull-downs on both CC pin and enters
TryWaitDeb.SNK
7. TS Source transitions from Unattached.SRC to UnorientedDebugAccessory.SRC
• TS Source in Unattached.SRC detects pull-downs on both CC pins and enters
AttachWait.SRC
• TS Source continues to detect pull-downs on both CC pins for tCCDebounce and
enters UnorientedDebugAccessory.SRC and outputs V BUS
8. DTS DRP transitions from TryWaitDeb.SNK to AttachedDeb.SNK
• DTS DRP sees pull-ups on both CC pins for tCCDebounce and detects V BUS and
enters AttachedDeb.SNK
• If orientation required, DTS DRP adjusts Rd on the non-CC communication pin
as needed for orientation detection
9. If orientation supported, TS Source detects change in vRd on one of the CC pins and
transitions to OrientedDebugAccessory.SRC and performs the required orientation.
10. While the TS Source and DTS DRP are in the attached state:
The following describes the behavior when a DTS Source is connected to a non-DAM TS Sink.
1. DTS Source and TS Sink in the unattached state
2. DTS Source transitions from UnattachedDeb.SRC to AttachedDeb.SRC through
AttachWaitDeb.SRC
• DTS Source detects the non-DAM TS Sink’s pull-downs on both CC pins and
enters AttachWaitDeb.SRC. After tCCDebounce it then enters AttachedDeb.SRC
• DTS Source turns on V BUS
3. Non-DAM TS Sink transitions from Unattached.SNK to AttachWait.SNK.
• Non-DAM TS Sink in Unattached.SNK detects the DTS Source’s pull-ups on both
CC pins and enters AttachWait.SNK.
• Non-DAM TS Sink continues to detect pull-ups on both CC pins and stays in
AttachWait.SNK because it does not support DAM (will not enter Attached.SNK
because it does not detect SNK.Open on either pin)
4. While the DTS Source and non-DAM TS Sink are in their final state:
• DTS Source adjusts Rp as needed for offered current
• Non-DAM TS Sink may draw USB default current from DTS Source as permitted
by Section 4.5.2.2 but will not enter DAM
• DTS Source monitors both CC pins for detach and when detected, enters
UnattachedDeb.SRC
• Non-DAM TS Sink monitors both CC pins for detach and when detected, enters
Unattached.SNK
The following describes the behavior when a DTS Source is connected to a non-DAM TS DRP.
1. DTS Source and non-DAM TS DRP in the unattached state
• Non-DAM TS DRP alternates between Unattached.SRC and Unattached.SNK
2. DTS Source transitions from UnattachedDeb.SRC to AttachedDeb.SRC through
AttachWaitDeb.SRC
• DTS Source detects the non-DAM TS Sink’s pull-downs on both CC pins and
enters AttachWaitDeb.SRC. After tCCDebounce it then enters AttachedDeb.SRC
• DTS Source turns on V BUS
The following describes the behavior when a DTS Sink is connected to a non-DAM TS Source.
1. Non-DAM TS Source and DTS Sink in the unattached state
2. Non-DAM TS Source transitions from Unattached.SRC to AttachWait.SRC
• Non-DAM TS Source detects the DTS Sink’s pull-downs on both CC pins and
enters AttachWait.SRC.
• Non-DAM TS Source continues to detect pull-downs on both CC pins and stays in
AttachWait.SRC because it does not support DAM (will not enter Attached.SRC
because it does not detect SRC.Rd on only one CC pin)
3. DTS Sink transitions from UnattachedDeb.SNK to AttachWaitDeb.SNK.
• DTS Sink in UnattachedDeb.SNK detects the non-DAM TS Source’s pull-ups on
both CC pins and enters AttachWaitDeb.SNK
• DTS Sink remains in AttachWaitDeb.SNK because it does not detect V BUS
4. While the non-DAM TS Source and DTS Sink are in their final state:
• Non-DAM TS Source monitors both CC pins for detach and when detected,
enters Unattached.SRC
• DTS Sink monitors V BUS for attach and both CC pins for detach and enters
UnattachedDeb.SNK when both CC pins go to SNK.Open
The following describes the behavior when a DTS Sink is connected to a non-DAM TS DRP.
1. DTS Sink and non-DAM TS DRP in the unattached state
• Non-DAM TS DRP alternates between Unattached.SRC and Unattached.SNK
• DTS Sink in UnattachedDeb.SNK
2. Non-DAM TS DRP transitions from Unattached.SRC to AttachWait.SRC
• Non-DAM TS DRP detects the DTS Sink’s pull-downs on both CC pins and enters
AttachWait.SRC.
• DTS Sink monitors V BUS for attach and both CC pins for detach and enters
UnattachedDeb.SNK when both CC pin go to SNK.Open
The DTS DRP to non-DAM TS Sink behavior follows the flow in Section B.2.5.2.1
The DTS DRP to non-DAM TS DRP behavior follows the flows in Section B.2.5.2.2 and Section
B.2.5.2.4 depending on the role forced by the non-DAM TS DRP
The following describes the behavior when a DTS DRP is connected to non-DAM TS Source.
1. DTS DRP and non-DAM TS Source in the unattached state
• DTS DRP alternates between UnattachedDeb.SRC and UnattachedDeb.SNK
• Non-DAM TS Source in Unattached.SRC
2. DTS DRP transitions from UnattachedDeb.SNK to AttachWaitDeb.SNK
• DTS DRP in UnattachedDeb.SNK detects pull-ups on both CC pins and enters
AttachWaitDeb.SNK
3. Non-DAM TS Source transitions from Unattached.SRC to AttachWait.SRC
• Non-DAM TS Source in Unattached.SRC detects pull-downs on both CC pins and
enters AttachWait.SRC
• Non-DAM TS Source continues to detect pull-downs on both CC pins and stays in
AttachWait.SRC because it does not support DAM (will not enter Attached.SRC
because it does not detect SRC.Rd on only one CC pin)
• DTS Sink remains in AttachWaitDeb.SNK because it does not detect V BUS
5. While the non-DAM TS Source and DTS DRP are in their final state:
• Non-DAM TS Source monitors both CC pins for detach and when detected,
enters Unattached.SRC
• DTS DRP monitors V BUS for attach and both CC pins for detach and enters
UnattachedDeb.SRC when both CC pin go to SNK.Open
The following describes the behavior when a DTS Sink is connected to a non-DAM USB Type-
C TS Sink with Accessory Support.
1. DTS Sink and non-DAM TS Sink with Accessory Support (“non-DAM TS Sink” for the
remainder of this flow) in the unattached state
• Non-DAM TS Sink alternates between Unattached.SNK and
Unattached.Accessory
• DTS Sink in UnattachedDeb.SNK
2. Non-DAM TS Sink transitions from Unattached.Accessory to AttachWait.Accessory
• Non-DAM TS Sink detects the DTS Sink’s pull-downs on both CC pins and enters
AttachWait.Accessory
• Non-DAM TS Sink continues to detect pull-downs on both CC pins and enters
USB Type-C Debug Accessory Mode
3. DTS Sink transitions from UnattachedDeb.SNK to AttachWaitDeb.SNK.
• DTS Sink in UnattachedDeb.SNK detects the non-DAM TS Sinks pull-ups on both
CC pins and enters AttachWaitDeb.SNK
• DTS Sink remains in AttachWaitDeb.SNK because it does not detect V BUS
4. While the non-DAM TS DRP and DTS Sink are in their final state:
• Non-DAM TS Sink monitors both CC pins for detach and when detected, enters
Unattached.SNK
• DTS Sink monitors both CC pins for detach and enters UnattachedDeb.SNK
when both CC pins go to SNK.Open
Orientation detection is optional normative. A USB Type-C port supporting Debug Accessory
Mode is not required to perform orientation detection. If orientation detection is required,
this method shall be followed.
In this optional normative flow, the DTS shall always initiate an orientation detection
sequence, independent of its role as Source, Sink, or DRP. This means that the TS must detect
this orientation sequence and perform multiplexing to orient and connect the port signals to
the proper channels as well as determine the proper CC pin for USB-PD communication.
When the DTS is presenting an Rp, it shall present asymmetric Rp values (Rp1/Rp2) on
CC1/CC2 to indicate orientation to the TS. The DTS as a source shall indicate a weaker
resistive value on CC2. Table B-2 shows the values of Rp resistance on each CC pin to
indicate orientation and advertise the USB Type-C current available on V BUS . See Table 4-15
for the Rp resistance ranges.
Once the TS sink enters the DebugAccessory.SNK state, after the vRd on both CC pins is
stable for tPDDebounce, it will orient its signal multiplexor based on the detected
orientation indicated by the relative voltages of the CC pins. The CC pin with the greater
voltage is the plug CC pin, which establishes the orientation of the DTS plug in the TS
receptacle and also indicates the USB-PD CC communication wire. The TS Sink cannot
1. The DTS sink shall present Rd/Rd on the CC pins of the debug accessory plug. This
will put the system into debug accessory mode
2. Once the DTS sink enters AttachedDeb.SNK state, it shall present a resistance to GND
of ≤ Ra on B5 (CC2)
Debug port(s) typically provide system access beyond the normal operation of USB
hardware and protocol. Additional protection against unintended use is needed. The design
must incorporate appropriate measures to prohibit unauthorized access or modification of
the unit under test and to prevent exposure of private user data on the unit under test. The
method of protection is not explicitly defined in this specification.
• The device has met the requirement to protect the system’s security and user’s
privacy in its vendor-specific implementation of the port, and
• The device requires the user to take an explicit action to authorize access to or
modification of the unit.
This appendix is reserved for the future definition of the USB Type-C Digital Audio support.