Scribd
Upload
3K views3 pages

bcs302 Set1 Model Question Paper

Digital design

Uploaded by

Madhura N K
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
3K views3 pages

bcs302 Set1 Model Question Paper

Digital design

Uploaded by

Madhura N K
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

lOMoARcPSD|37970458

BCS302 Set1 - model question paper

Digtal Design and Computer Organisation (Visvesvaraya Technological University)

Scan to open on Studocu

Studocu is not sponsored or endorsed by any college or university


Downloaded by Madhura N K ([email protected])
lOMoARcPSD|37970458

Model Question Paper- I with effect from 2022

Third Semester B.E Degree Examination


Digital Design and Computer Organization (BCS302)
TIME: 03 Hours Max.Marks:100
1. Note: Answer any FIVE full questions, choosing at least ONE question from each MODULE
2. M: Marks, L: Bloom’s level, C: Course outcomes.

Module - 1 M L C

Q.1 a Demonstrate the positive and negative logic using AND gate 5 L1 CO1

b Find the POS expression for F(a,b,c,d) = Π(2,3,5,8,10,13,14) + d(1,6,7,11) 5 L3 CO1


and realize it using NOR gates.
c Simplify the Boolean function, F(w,x,y,z) = ∑(0,1,2,4,6,7,9,12,14) using k- 10 L3 CO1
map and Write the Verilog Program for realizing the minimized expression.
OR

Q.2 a What is Binary logic? List out any 4 Laws of Logic. 5 L1 CO1

b Simplify the following Boolean function and find its SOP: 10 L3 CO1
i) F(x,y,z) = ∑(0,1,4,5,6) + d(2,3,7)
ii) F(w,x,y,z) = ∑(5,6,7,12,14,15) + d(13,9,11)
c Write a short note on Hardware Description Language. 5 L1 CO1
Module - 2
Q.3 a Explain the differences between Combinational and Sequential Circuits with 5 L3 CO2
their block diagrams and examples.
b What are decoders? Implement the following Boolean functions with a 5 L3 CO2
decoder:
F1(A,B,C) = ∑m(1, 3,4,7),
F2(A,B,C) = ∑m(0,2,3,6) and
F3(A,B,C) = ∑m(2,3,6,7)
c What are Multiplexers? Implement the Boolean function F(A,B,C,D) = 10 L3 CO2
∑m(1,3,4,11,12,13,14,15) with a 8:1 MUX
OR

Q.4 a Define Encoder. Design a Four-input Priority Encoder. 5 L3 CO2


b Write the Verilog program to Implement Full Adder and Subtractor Circuits. 5 L3 CO2
c Write the Characteristic Table and Equations of SR, JK, D and T Flip Flops. 10 L1 CO2
Module - 3

Downloaded by Madhura N K ([email protected])


lOMoARcPSD|37970458

Model Question Paper- I with effect from 2022


Q.5 a What do you mean by an Addressing Mode? Explain any 5 Addressing 10 L1 CO3
Modes.
b Describe the functionality of the following: 5 L1 CO3
MAR, PC, IR, MDR and ALU
c Explain Basic Performance Equation and SPEC rating. 5 L2 CO3
OR

Q.6 a Demonstrate the Branching operations using a loop to add n numbers with 8 L3 CO3
block diagram.
b The Registers R1 and R2 has decimal values 1200 and 4600. Calculate the 7 L3 CO3
effective address of the memory operand in each of the following instructions
when they are executed in sequence.
i) Load 20(R1), R5
ii) Move #3000, R5
iii) Store R5, 30(R1,R2)
iv) Add –(R2), R5
v) Subtract (R1)+, R5
c Explain Single Bus Structure. 5 L2 CO3
Module - 4
Q.7 a Explain Memory mapped I/O and I/O interface for an input device with a 10 L2 CO4
diagram.
b Explain I/O operations involving a keyboard and display device with a 10 L4 CO4
program that reads one line from keyboard, stores it in buffer and echoes it
back to display.
OR

Q.8 a Explain how to handle interrupt from multiple devices using daisy chain and 10 L3 CO4
priority scheme.
b Explain Centralized and Distributed Bus Arbitration approaches. 10 L2 CO4

Module - 5
Q.9 a With a diagram, explain the single bus organization of the data path inside a 10 L2 CO5
processor.
b Describe the Basic idea of Instruction Pipeline. 10 L2 CO5

OR

Q.10 a Explain the process of Fetching Word from Memory in processor. 10 L4 CO5

b Explain the Pipeline Performance of a Processor and pipeline stalls. 10 L2 CO5

Downloaded by Madhura N K ([email protected])

You might also like