Scribd
Upload
61 views2 pages

Assignment 1

Uploaded by

neelambikas.20.beec
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
61 views2 pages

Assignment 1

Uploaded by

neelambikas.20.beec
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Acharya Institute of Technology

Acharya Dr. Sarvepalli Radhakrishnan Road, Bangalore-560 107


DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

ASSIGNMENT 1 VERILOG HDL -18EC56 5th SEM

MODULE 1 : CHAPTER 2: Hierarchical Modeling Concepts

MODULE 2 : CHAPTER 1: Basic Concepts

1: Practice writing the following numbers:


a. Decimal number 123 as a sized 8-bit number in binary. Use _ for readability.
b. A 16-bit hexadecimal unknown number with all x's.
c. A 4-bit negative 2 in decimal . Write the 2's complement form for this number.
d. An unsized hex number 1234.

2: Are the following legal strings? If not, write the correct strings.
a. "This is a string displaying the % sign"
b. "out = in1 + in2"
c. "Please ring a bell \007"
d. "This is a backslash \ character\n"

3: Are these legal identifiers?


a. system1
b. 1reg
c. $latch
d. exec$

4: Declare the following variables in Verilog:


Acharya Institute of Technology
Acharya Dr. Sarvepalli Radhakrishnan Road, Bangalore-560 107
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
a. An 8-bit vector net called a_in.
b. A 32-bit storage register called address. Bit 31 must be the most significant bit.
Set the value of the register to a 32-bit decimal number equal to 3.
c. An integer called count.
d. A time variable called snap_shot.
e. An array called delays. Array contains 20 elements of the type integer.
f. A memory MEM containing 256 words of 64 bits each.
g. A parameter cache_size equal to 512.

5: What would be the output/effect of the following statements?


a. latch = 4'd12;
$display("The current value of latch = %b\n", latch);
b. in_reg = 3'd2;
$monitor($time, " In register value = %b\n", in_reg[2:0]);
c. `define MEM_SIZE 1024
$display("The maximum memory size is %h", 'MEM_SIZE);

MODULE 2 : CHAPTER 2: Modules and Ports

1: What are the basic components of a module? Which components are mandatory?
2: Does a module that does not interact with its environment have any I/O ports?
Does it have a port list in the module definition?
3: A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the
module definition for this module shift_reg. Include the list of ports and port
declarations. You do not need to show the internals.

4: Declare a top-level module stimulus. Define REG_IN (4 bit) and CLK (1 bit) as reg
register variables and REG_OUT (4 bit) as wire. Instantiate the module shift_reg and
call it sr1. Connect the ports by ordered list.
5: Connect the ports in Step 4 by name.
6:Write the hierarchical names for variables REG_IN, CLK, and REG_OUT.
7: Write the hierarchical name for the instance sr1. Write the hierarchical names for
its ports clock and reg_in.

You might also like