OPA350

OPA2350
OPA4350
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

High-Speed, Single-Supply, Rail-to-Rail

OPERATIONAL AMPLIFIERS
MicroAmplifiertSeries
FEATURES DESCRIPTION
D RAIL-TO-RAIL INPUT The OPA350 series rail-to-rail CMOS operational
D RAIL-TO-RAIL OUTPUT (within 10mV) amplifiers are optimized for low voltage, single-supply
D WIDE BANDWIDTH: 38MHz operation. Rail-to-rail input/output, low noise (5nV/√Hz),
D HIGH SLEW RATE: 22V/µs and high speed operation (38MHz, 22V/µs) make them
D LOW NOISE: 5nV/√Hz ideal for driving sampling Analog-to-Digital (A/D)
D LOW THD+NOISE: 0.0006% converters. They are also well suited for cell phone PA
control loops and video processing (75Ω drive capability)
D UNITY-GAIN STABLE
as well as audio and general purpose applications. Single,
D MicroSIZE PACKAGES
dual, and quad versions have identical specifications for
D SINGLE, DUAL, AND QUAD maximum design flexibility.
The OPA350 series operates on a single supply as low as
APPLICATIONS 2.5V with an input common-mode voltage range that
D CELL PHONE PA CONTROL LOOPS extends 300mV below ground and 300mV above the
D DRIVING A/D CONVERTERS positive supply. Output voltage swing is to within 10mV of
D VIDEO PROCESSING the supply rails with a 10kΩ load. Dual and quad designs
D DATA ACQUISITION feature completely independent circuitry for lowest
D PROCESS CONTROL crosstalk and freedom from interaction.
D AUDIO PROCESSING The single (OPA350) and dual (OPA2350) come in the
D COMMUNICATIONS miniature MSOP-8 surface mount, SO-8 surface mount,
D ACTIVE FILTERS and DIP-8 packages. The quad (OPA4350) packages are
D TEST EQUIPMENT the space-saving SSOP-16 surface mount and SO-14
surface mount. All are specified from −40°C to +85°C and
operate from −55°C to +150°C.

SPICE model available at www.ti.com

OPA350
OPA4350
NC 1 8 NC OPA4350
−In 2 7 V+ Out A 1 16 Out D
Out A 1 14 Out D
+In 3 6 Output − In A 2 15 −In D
−In A 2 13 − In D A D
V− 4 5 NC
A D +In A 3 14 +In D
+In A 3 12 +In D
DIP−8, SO−8, MSOP−8 +V 4 13 −V
V+ 4 11 V−
OPA2350 +In B 5 12 +In C
+In B 5 10 +In C B C
Out A 1 8 V+ B C − In B 6 11 −In C
−In B 6 9 − In C
−In A 2 A 7 Out B Out B 7 10 Out C
B Out B 7 8 Out C
+In A 3 6 −In B NC 8 9 NC
− 4 5 +In B SO−14
SSOP−16
DIP−8, SO−8, MSOP−8

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

             
 Copyright  2000−2005, Texas Instruments Incorporated
                  

   !       !   

www.ti.com

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC DISCHARGE SENSITIVITY

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V This integrated circuit can be damaged by ESD. Texas
Signal Input Terminals(2), Voltage . . . . . (V−) − 0.3V to (V+) + 0.3V Instruments recommends that all integrated circuits be
Current . . . . . . . . . . . . . . . . . . . . . . 10mA handled with appropriate precautions. Failure to observe
Open Short-Circuit Current(3) . . . . . . . . . . . . . . . . . . . . Continuous proper handling and installation procedures can cause damage.
Operating Temperature Range . . . . . . . . . . . . . . . −55°C to +150°C
Storage Temperature Range . . . . . . . . . . . . . . . . . −55°C to +150°C ESD damage can range from subtle performance degradation to
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C complete device failure. Precision integrated circuits may be more
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . . . +300°C susceptible to damage because very small parametric changes could
cause the device not to meet its published specifications.
(1) Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods
may degrade device reliability. These are stress ratings only, and
functional operation of the device at these or any other conditions
beyond those specified is not implied.
(2) Input terminals are diode-clamped to the power-supply rails.
Input signals that can swing more than 0.3V beyond the supply
rails should be current limited to 10mA or less.
(3) Short-circuit to ground, one amplifier per package.

PACKAGE/ORDERING INFORMATION(1)
SPECIFIED
PACKAGE PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE-LEAD TEMPERATURE
DESIGNATOR MARKING NUMBER MEDIA, QUANTITY
RANGE
SINGLE
OPA350EA/250 Tape and Reel, 250
OPA350EA MSOP-8 DGK −40°C to +85°C C50
OPA350EA/2K5 Tape and Reel, 2500
OPA350UA Rails
OPA350UA SO-8 D −40°C to +85°C OPA350UA
OPA350UA/2K5 Tape and Reel, 2500
OPA350PA DIP-8 P −40°C to +85°C OPA350PA OPA350PA Rails
DUAL
OPA2350EA/250 Tape and Reel, 250
OPA2350EA MSOP-8 DGK −40°C to +85°C D50
OPA2350EA/2K5 Tape and Reel, 2500
OPA2350UA Rails
OPA2350UA SO-8 D −40°C to +85°C OPA2350UA
OPA2350UA/2K5 Tape and Reel, 2500
OPA2350PA DIP-8 P −40°C to +85°C OPA2350PA OPA2350PA Rails
QUAD
OPA4350EA/250 Tape and Reel, 250
OPA4350EA SSOP-16 DBQ −40°C to +85°C OPA4350EA
OPA4350EA/2K5 Tape and Reel, 2500
OPA4350UA Rails
OPA4350UA SO-14 D −40°C to +85°C OPA4350UA
OPA4350UA/2K5 Tape and Reel, 2500
(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

2
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

ELECTRICAL CHARACTERISTICS: VS = 2.7V to 5.5V

Boldface limits apply over the temperature range, TA = −40°C to +85°C. VS = 5V.
All specifications at TA = +25°C, RL = 1kΩ connected to VS/2 and VOUT = VS/2, unless otherwise noted.
OPA350, OPA2350, OPA4350
PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT
OFFSET VOLTAGE
Input Offset Voltage VOS VS = 5V ±150 ±500 µV
TA = −40°C to +85°C ±1 mV
vs Temperature TA = −40°C to +85°C ±4 µV/°C
vs Power-Supply Rejection Ratio PSRR VS = 2.7V to 5.5V, VCM = 0V 40 150 µV/V
TA = −40°C to +85°C VS = 2.7V to 5.5V, VCM = 0V 175 µV/V
Channel Separation (dual, quad) dc 0.15 µV/V
INPUT BIAS CURRENT
Input Bias Current IB ±0.5 ±10 pA
vs Temperature See Typical Characteristics
Input Offset Current IOS ±0.5 ±10 pA
NOISE
Input Voltage Noise, f = 100Hz to 400kHz 4 µVrms
Input Voltage Noise Density, f = 10kHz en 7 nV/√Hz
Input Current Noise Density, f = 100kHz 5 nV/√Hz
Current Noise Density, f = 10kHz in 4 fA/√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM TA = −40°C to +85°C −0.1 (V+) + 0.1 V
Common-Mode Rejection Ratio CMRR VS = 2.7V, −0.1V < VCM < 2.8V 66 84 dB
VS = 5.5V, −0.1V < VCM < 5.6V 74 90 dB
TA = −40°C to +85°C VS = 5.5V, −0.1V < VCM < 5.6V 74 dB
INPUT IMPEDANCE
Differential 1013 || 2.5 Ω || pF
Common-Mode 1013 || 6.5 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 10kΩ, 50mV < VO < (V+) −50mV 100 122 dB
TA = −40°C to +85°C RL = 10kW, 50mV < VO < (V+) −50mV 100 dB
RL = 1kΩ, 200mV < VO < (V+) −200mV 100 120 dB
TA = −40°C to +85°C RL = 1kW, 200mV < VO < (V+) −200mV 100 dB
FREQUENCY RESPONSE CL = 100pF
Gain-Bandwidth Product GBW G=1 38 MHz
Slew Rate SR G=1 22 V/µs
Settling Time: 0.1% G = ±1, 2V Step 0.22 µs
0.01% G = ±1, 2V Step 0.5 µs
Overload Recovery Time VIN • G = VS 0.1 µs
Total Harmonic Distortion + Noise THD+N RL = 600Ω, VO = 2.5VPP(2), G = 1, f = 1kHz 0.0006 %
Differential Gain Error G = 2, RL = 600Ω, VO = 1.4V(3) 0.17 %
Differential Phase Error G = 2, RL = 600Ω, VO = 1.4V(3) 0.17 deg
(1) VS = +5V.
(2) VOUT = 0.25V to 2.75V.
(3) NTSC signal generator used. See Figure 6 for test circuit.
(4) Output voltage swings are measured between the output and power supply rails.
(5) See typical characteristic curve, Output Voltage Swing vs Output Current.

3

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

ELECTRICAL CHARACTERISTICS: VS = 2.7V to 5.5V (continued)

Boldface limits apply over the temperature range, TA = −40°C to +85°C. VS = 5V.
All specifications at TA = +25°C, RL = 1kΩ connected to VS/2 and VOUT = VS/2, unless otherwise noted.
OPA350, OPA2350, OPA4350
PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT
OUTPUT
Voltage Output Swing from Rail(4) VOUT RL = 10kΩ, AOL ≥ 100dB 10 50 mV
TA = −40°C to +85°C RL = 10kW, AOL
100dB 50 mV
RL = 1kΩ, AOL ≥ 100dB 25 200 mV
TA = −40°C to +85°C RL = 1kW, AOL
100dB 200 mV
Output Current IOUT ±40(5) mA
Short-Circuit Current ISC ±80 mA
Capacitive Load Drive CLOAD See Typical Characteristics
POWER SUPPLY
Operating Voltage Range VS TA = −40°C to +85°C 2.7 5.5 V
Minimum Operating Voltage 2.5 V
Quiescent Current (per amplifier) IQ IO = 0 5.2 7.5 mA
TA = −40°C to +85°C IO = 0 8.5 mA
TEMPERATURE RANGE
Specified Range −40 +85 °C
Operating Range −55 +150 °C
Storage Range −55 +150 °C
Thermal Resistance qJA
MSOP-8 Surface Mount 150 °C/W
SO-8 Surface Mount 150 °C/W
DIP-8 100 °C/W
SO-14 Surface Mount 100 °C/W
SSOP-16 Surface Mount 100 °C/W
(1) VS = +5V.
(2) VOUT = 0.25V to 2.75V.
(3) NTSC signal generator used. See Figure 6 for test circuit.
(4) Output voltage swings are measured between the output and power supply rails.
(5) See typical characteristic curve, Output Voltage Swing vs Output Current.

4
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

TYPICAL CHARACTERISTICS
All specifications at TA = +25°C, VS = +5V, and RL = 1kΩ connected to VS/2, unless otherwise noted.

POWER SUPPLY AND COMMON−MODE

OPEN-LOOP GAIN/PHASE vs FREQUENCY REJECTION RATIO vs FREQUENCY
160 0 100

140 90
PSRR
80
120 −45
Voltage Gain (dB)

PSRR, CMRR (dB)

70
100
CMRR

Phase (_)
φ 60
80 −90 (VS = +5V
50 VCM = −0.1V to 5.1V)
60 40
G
40 −135 30
20 20
0 −180 10
0.1 1 10 100 1k 10k 100k 1M 10M 100M 0
Frequency (Hz) 10 100 1k 10k 100k 1M 10M
Frequency (Hz)

INPUT VOLTAGE AND CURRENT NOISE CHANNEL SEPARATION vs FREQUENCY

SPECTRAL DENSITY vs FREQUENCY 140
100k 10k
130
Channel Separation (dB)

10k Current Noise 1k 120

Voltage Noise (nV√Hz)

Current Noise (fA√Hz)

110
1k 100
100
Voltage Noise
100 10 90

80
10 1
70
Dual and quad devices.
1 0.1 60
10 100 1k 10k 100k 1M 10M 10 100 1k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

TOTAL HARMONIC DISTORTION + NOISE

HARMONIC DISTORTION + NOISE vs FREQUENCY
vs FREQUENCY
1 1
(−40dBc) G=1
RL = 600Ω VO = 2.5VPP
RL = 600Ω
Harmonic Distortion (%)

G = 100, 3VPP (VO = 1V to 4V) 0.1

0.1
(−60dBc)
THD+N (%)

0.01
0.01 G = 10, 3VPP (VO = 1V to 4V)
(−80dBc)
G = 1, 3VPP (VO = 1V to 4V)
Input goes through transition region 0.001
0.001
(−100dBc) 3rd−Harmonic
G = 1, 2.5VPP (VO = 0.25V to 2.75V) 2nd−Harmonic
Input does NOT go through transition region
0.0001
0.0001
(−120dBc) 1k 10k 100k 1M
10 100 1k 10k 100k
Frequency (Hz)
Frequency (Hz)

5

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

TYPICAL CHARACTERISTICS (continued)

All specifications at TA = +25°C, VS = +5V, and RL = 1kΩ connected to VS/2, unless otherwise noted.

DIFFERENTIAL GAIN/PHASE vs RESISTIVE LOAD OPEN−LOOP GAIN vs TEMPERATURE

0.5 130
G=2
Phase VO = 1.4V
0.4 NTSC Signal Generator RL = 1kΩ
125 RL = 10kΩ

Open−Loop Gain (dB)

Differential Phase (_)
Differential Gain (%)

See Figure 6 for test circuit.

0.3
120
0.2 Gain
RL = 600Ω
115
0.1

0 110
0 100 200 300 400 500 600 700 800 900 1000 −75 −50 −25 0 25 50 75 100 125
Resistive Load ( Ω ) Temperature (_ C)

COMMON−MODE AND POWER−SUPPLY REJECTION RATIO SLEW RATE vs TEMPERATURE

vs TEMPERATURE 40
100 110
CMRR, VS = 5.5V 35
(VCM = −0.1V to +5.6V)
30
90 100 Negative Slew Rate
Slew Rate (V/µs)

25
CMRR (dB)

Positive Slew Rate

PSRR (dB)

20
80 CMRR, VS = 2.7V 90
(VCM = −0.1V to +2.8V) 15
PSRR
70 80 10

60 70 0
−75 −50 −25 0 25 50 75 100 125 −75 −50 −25 0 25 50 75 100 125
Temperature (_C) Temperature (_C)

QUIESCENT CURRENT AND QUIESCENT CURRENT vs SUPPLY VOLTAGE

SHORT−CIRCUIT CURRENT vs TEMPERATURE 6.0
7.0 100 Per Amplifier
+ISC
5.5
6.5 90
Quiescent Current (mA)
Short−Circuit Current (mA)
Quiescent Current (mA)

6.0 −ISC 80 5.0

5.5 70
4.5
5.0 IQ 60
4.0
4.5 50
3.5
4.0 40

3.5 30 3.0
−75 −50 −25 0 25 50 75 100 125 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
Temperature (_C) Supply Voltage (V)

6
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

TYPICAL CHARACTERISTICS (continued)

All specifications at TA = +25°C, VS = +5V, and RL = 1kΩ connected to VS/2, unless otherwise noted.

INPUT BIAS CURRENT vs TEMPERATURE INPUT BIAS CURRENT

1k vs INPUT COMMON−MODE VOLTAGE
1.5
Input Bias Current (pA)

100
1.0

Input Bias Current (pA)

10 0.5

1 0.0

0.1 −0.5
−75 −50 −25 0 25 50 75 100 125 −0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
Temperature (_ C) Common−Mode Voltage (V)

CLOSED−LOOP OUTPUT IMPEDANCE vs FREQUENCY MAXIMUM OUTPUT VOLTAGE vs FREQUENCY

100 6
VS = 5.5V
Maximum output
voltage without
10 5
slew rate−induced
Output Voltage (VPP)
Output Impedance (Ω)

distortion.
1 4

0.1 G = 100 3 VS = 2.7V

0.01 G = 10 2

0.001 G=1 1

0.0001 0
1 10 100 1k 10k 100k 1M 10M 100M 100k 1M 10M 100M
Frequency (Hz) Frequency (Hz)

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT OPEN−LOOP GAIN vs OUTPUT VOLTAGE SWING
V+ 140
IOUT = 250µA I OUT = 2.5mA
130
(V+)−1 120
Open−Loop Gain (dB)

−55_C +25_C
+125_ C
Output Voltage (V)

110
(V+)−2 IOUT = 4.2mA
Depending on circuit configuration
(including closed−loop gain) performance 100
may be degraded in shaded region.
(V−)+2 90

+125_C +25_C −55_C 80

(V−)+1
70

(V−) 60
0 ±10 ±20 ±30 ±40 0 20 40 60 80 100 120 140 160 180 200
Output Current (mA) Output Voltage Swing from Rails (mV)

7

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

TYPICAL CHARACTERISTICS (continued)

All specifications at TA = +25°C, VS = +5V, and RL = 1kΩ connected to VS/2, unless otherwise noted.

OFFSET VOLTAGE OFFSET VOLTAGE DRIFT

PRODUCTION DISTRIBUTION PRODUCTION DISTRIBUTION
18 20
Typical distribution of Typical production
16 packaged units. 18 distribution of
Percent of Amplifiers (%)

14 16 packaged units.

Percent of Amplifiers (%)

12 14
10 12
8 10

6 8
6
4
4
2
2
0
0
−500
−450
−400
−350
−300
−250
−200
−150
−100
−50
0
50
100
150
200
250
300
350
400
450
500

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Offset Voltage (µV) Offset Voltage Drift (µV/_C)

SMALL−SIGNAL OVERSHOOT vs LOAD CAPACITANCE SETTLING TIME vs CLOSED−LOOP GAIN

80 10

70
G=1
60 0.01%
Settling Time (µs)
Overshoot (%)

50
G = −1
40 1

30

20 G = ±10

10
0.1%
0 0.1
10 100 1k 10k 100k 1M −1 −10 −100
Load Capacitance (pF) Closed−Loop Gain (V/V)

SMALL−SIGNAL STEP RESPONSE LARGE−SIGNAL STEP RESPONSE

CL = 100pF CL = 100pF
50mV/div

1V/div

100ns/div 200ns/div

8
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

APPLICATIONS INFORMATION OPERATING VOLTAGE

OPA350 series op amps are fully specified from +2.7V
OPA350 series op amps are fabricated on a to +5.5V. However, supply voltage may range from
state-of-the-art 0.6 micron CMOS process. They are
+2.5V to +5.5V. Parameters are tested over the
unity-gain stable and suitable for a wide range of
specified supply range—a unique feature of the
general-purpose applications. Rail-to-rail input/output
OPA350 series. In addition, many specifications apply
make them ideal for driving sampling A/D converters.
from −40°C to +85°C. Most behavior remains virtually
They are also well-suited for controlling the output unchanged throughout the full operating voltage range.
power in cell phones. These applications often require Parameters that vary significantly with operating
high speed and low noise. In addition, the OPA350
voltage or temperature are shown in the typical
series offers a low-cost solution for general-purpose
characteristics.
and consumer video applications (75Ω drive capability).
Excellent ac performance makes the OPA350 series
well-suited for audio applications. Their bandwidth, RAIL-TO-RAIL INPUT
slew rate, low noise (5nV/√Hz), low THD (0.0006%),
The tested input common-mode voltage range of the
and small package options are ideal for these OPA350 series extends 100mV beyond the supply rails.
applications. The class AB output stage is capable of This is achieved with a complementary input stage—an
driving 600Ω loads connected to any point between V+
N-channel input differential pair in parallel with a
and ground.
P-channel differential pair, as shown in Figure 2. The
Rail-to-rail input and output swing significantly N-channel pair is active for input voltages close to the
increases dynamic range, especially in low voltage positive rail, typically (V+) – 1.8V to 100mV above the
supply applications. Figure 1 shows the input and positive supply, while the P-channel pair is on for inputs
output waveforms for the OPA350 in unity-gain from 100mV below the negative supply to
configuration. Operation is from a single +5V supply approximately (V+) – 1.8V. There is a small transition
with a 1kΩ load connected to VS/2. The input is a 5VPP region, typically (V+) – 2V to (V+) – 1.6V, in which both
sinusoid. Output voltage swing is approximately pairs are on. This 400mV transition region can vary
4.95VPP. ±400mV with process variation. Thus, the transition
Power supply pins should be bypassed with 0.01µF region (both input stages on) can range from (V+) –
ceramic capacitors. 2.4V to (V+) – 2.0V on the low end, up to (V+) – 1.6V
to (V+) – 1.2V on the high end.
OPA350 series op amps are laser-trimmed to reduce
offset voltage difference between the N-channel and
P-channel input stages, resulting in improved
VS = +5, G = +1, RL = 1kΩ
5V
common-mode rejection and a smooth transition
between the N-channel pair and the P-channel pair.
However, within the 400mV transition region PSRR,
CMRR, offset voltage, offset drift, and THD may be
VIN
degraded compared to operation outside this region.
1.25V/div

0 A double-folded cascode adds the signal from the two

5V input pairs and presents a differential signal to the class
AB output stage. Normally, input bias current is
approximately 500fA. However, large inputs (greater
VOUT
than 300mV beyond the supply rails) can turn on the
OPA350’s input protection diodes, causing excessive
0
current to flow in or out of the input pins. Momentary
voltages greater than 300mV beyond the power supply
can be tolerated if the current on the input pins is limited
to 10mA. This is easily accomplished with an input
Figure 1. Rail-to-Rail Input and Output
resistor, as shown in Figure 3. Many input signals are
inherently current-limited to less than 10mA; therefore,
a limiting resistor is not required.

9

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

V+

Reference
Current

VIN+ VIN−

VBIAS1 Class AB
Control VO
Circuitry
VBIAS2

V−
(Ground)

Figure 2. Simplified Schematic

within a few tens of millivolts from the supply rails and
maintain high open-loop gain. See the typical
characteristics Output Voltage Swing vs Output Current
and Open-Loop Gain vs Output Voltage.

V+ CAPACITIVE LOAD AND STABILITY

IOVERLOAD
OPA350 series op amps can drive a wide range of
10mA max
OPAx350 VOUT capacitive loads. However, all op amps under certain
VIN conditions may become unstable. Op amp
5kΩ
configuration, gain, and load value are just a few of the
factors to consider when determining stability. An op
amp in unity-gain configuration is the most susceptible
to the effects of capacitive load. The capacitive load
reacts with the op amp’s output impedance, along with
any additional load resistance, to create a pole in the
small-signal response that degrades the phase margin.
Figure 3. Input Current Protection for Voltages
Exceeding the Supply Voltage In unity gain, OPA350 series op amps perform well with
very large capacitive loads. Increasing gain enhances
RAIL-TO-RAIL OUTPUT the amplifier’s ability to drive more capacitance. The
A class AB output stage with common-source typical characteristic Small-Signal Overshoot vs
transistors is used to achieve rail-to-rail output. For light Capacitive Load shows performance with a 1kΩ
resistive loads (>10kΩ), the output voltage swing is resistive load. Increasing load resistance improves
typically ten millivolts from the supply rails. With heavier capacitive load drive capability.
resistive loads (600Ω to 10kΩ), the output can swing to

10
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

FEEDBACK CAPACITOR IMPROVES series provides an effective means of buffering the

RESPONSE A/D’s input capacitance and resulting charge injection
while providing signal gain.
For optimum settling time and stability with
high-impedance feedback networks, it may be Figure 5 shows the OPA350 driving an ADS7861. The
necessary to add a feedback capacitor across the ADS7861 is a dual, 500kHz, 12-bit sampling converter
feedback resistor, RF, as shown in Figure 4. This in the tiny SSOP-24 package. When used with the
capacitor compensates for the zero created by the miniature package options of the OPA350 series, the
feedback network impedance and the OPA350’s input combination is ideal for space-limited applications. For
capacitance (and any parasitic layout capacitance). further information, consult the ADS7861 data sheet
The effect becomes more significant with higher (SBAS110A).
impedance networks.
OUTPUT IMPEDANCE
CF The low frequency open-loop output impedance of the
OPA350’s common-source output stage is
R IN RF approximately 1kΩ. When the op amp is connected with
VIN feedback, this value is reduced significantly by the loop
V+ gain of the op amp. For example, with 122dB of
open-loop gain, the output impedance is reduced in
unity-gain to less than 0.001Ω. For each decade rise in
CIN
the closed-loop gain, the loop gain is reduced by the
RIN • CIN = RF • CF same amount which results in a ten-fold increase in
O PA350 VOUT
CL effective output impedance (see the typical
CIN characteristic, Output Impedance vs Frequency).
At higher frequencies, the output impedance will rise as
the open-loop gain of the op amp drops. However, at
Where CIN is equal to the OPA350’s input these frequencies the output also becomes capacitive
capacitance (approximately 9pF) plus any
parasitic layout capacitance.
due to parasitic capacitance. This prevents the output
impedance from becoming too high, which can cause
Figure 4. Feedback Capacitor Improves Dynamic stability problems when driving capacitive loads. As
Performance mentioned previously, the OPA350 has excellent
capacitive load drive capability for an op amp with its
It is suggested that a variable capacitor be used for the bandwidth.
feedback capacitor since input capacitance may vary
between op amps and layout capacitance is difficult to
determine. For the circuit shown in Figure 4, the value VIDEO LINE DRIVER
of the variable feedback capacitor should be chosen so
that the input resistance times the input capacitance of Figure 6 shows a circuit for a single supply, G = 2
the OPA350 (typically 9pF) plus the estimated parasitic composite video line driver. The synchronized outputs
layout capacitance equals the feedback capacitor times of a composite video line driver extend below ground.
the feedback resistor: As shown, the input to the op amp should be ac-coupled
and shifted positively to provide adequate signal swing
R IN @ C IN + RF @ CF to account for these negative signals in a single-supply
where CIN is equal to the OPA350’s input capacitance configuration.
(sum of differential and common-mode) plus the layout The input is terminated with a 75Ω resistor and
capacitance. The capacitor can be varied until optimum ac-coupled with a 47µF capacitor to a voltage divider
performance is obtained. that provides the dc bias point to the input. In Figure 6,
this point is approximately (V−) + 1.7V. Setting the
optimal bias point requires some understanding of the
DRIVING A/D CONVERTERS nature of composite video signals. For best
OPA350 series op amps are optimized for driving performance, one should be careful to avoid the
medium speed (up to 500kHz) sampling A/D distortion caused by the transition region of the
converters. However, they also offer excellent OPA350’s complementary input stage. Refer to the
performance for higher speed converters. The OPA350 discussion of rail-to-rail input.

11

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

CB1

2kΩ 2kΩ +5V

2 4
1/ 4 1
O P A 43 5 0
3
VIN B1 0.1µF 0.1µF

CB0
24 13

2kΩ 2kΩ +VD +VA

2 23
CH B1+ SERIAL DATA A
3 22
6 CH B1− SERIAL DATA B
1/ 4 7 4 21
O P A 43 5 0
CH B0+ BUSY
5
VIN B0 5 20
CH B0− CLOCK
6 19
CA1 CH A1+ CS
Serial
7 ADS7861 18 Interface
CH A1− RD
2kΩ 2kΩ 8 17
CH A0+ CONVST
9 16
CH A0− A0
9
8 10 15
1/ 4 REFIN M0
O P A 43 5 0
10 11 14
VIN A1 REFOUT M1

CA0 DGND AGND

1 12
2kΩ 2kΩ

12
1/ 4 14
O P A 43 5 0
13
VIN A0 11

VIN = 0V to 2.45V for 0V to 4.9V output.

Choose CB1, CB0, CA1, CA0 to filter high frequency noise.

Figure 5. OPA4350 Driving Sampling A/D Converter

12
 
"#$

%"#$
www.ti.com 
&"#$
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

RG RF
1kΩ 1kΩ

C1 +5V C4
220µF 0.1µF
+
0.1µF 10µF

2 7
C5
1000µF ROUT Cable
6
C2 OPA350 VOUT
47µF RL
Video 3
In 4
R1 R2
75Ω 5kΩ
+5V (pin 7)
R3 R4
5kΩ 5kΩ

C3
10µF

Figure 6. Single-Supply Video Line Driver

+5V

50kΩ

(2.5V)
8

RG
REF1004−2.5
4
R1 R2
100kΩ 25kΩ
+5V

R3 R4
25kΩ 100kΩ
1/ 2
O P A 2 35 0

1/ 2
O P A 23 5 0 VO

RL
10kΩ
200kΩ
G=5+
RG

Figure 7. Two Op-Amp Instrumentation Amplifier With

Improved High Frequency Common-Mode Rejection

13

"#$

%"#$

&"#$ www.ti.com
SBOS099C − SEPTEMBER 2000 − REVISED JANUARY 2005

C1 R1
4.7nF 10.5kΩ

+2.5V +2.5V

C1 C2
R1 R2
VOUT 1830pF 270pF OPA350 VOUT
2.74kΩ 19.6kΩ OPA350
VIN RL VIN RL
20kΩ 20kΩ
C2 R2
1nF 49.9kΩ −2.5V
−2.5V

Figure 8. 10kHz Low-Pass Filter Figure 9. 10kHz High-Pass Filter

14
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Apr-2013

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Top-Side Markings Samples
(1) Drawing Qty (2) (3) (4)

OPA2350EA/250 ACTIVE VSSOP DGK 8 250 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 D50
& no Sb/Br)
OPA2350EA/250G4 ACTIVE VSSOP DGK 8 250 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 D50
& no Sb/Br)
OPA2350EA/2K5 ACTIVE VSSOP DGK 8 2500 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 D50
& no Sb/Br)
OPA2350EA/2K5G4 ACTIVE VSSOP DGK 8 2500 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 D50
& no Sb/Br)
OPA2350PA ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA2350PA
& no Sb/Br)
OPA2350PAG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA2350PA
& no Sb/Br)
OPA2350UA ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 2350UA
OPA2350UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 2350UA
OPA2350UA/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 2350UA
OPA2350UAG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 2350UA
OPA350EA/250 ACTIVE VSSOP DGK 8 250 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C50
& no Sb/Br)
OPA350EA/250G4 ACTIVE VSSOP DGK 8 250 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C50
& no Sb/Br)
OPA350EA/2K5 ACTIVE VSSOP DGK 8 2500 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C50
& no Sb/Br)
OPA350EA/2K5G4 ACTIVE VSSOP DGK 8 2500 Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C50
& no Sb/Br)
OPA350PA ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA350PA
& no Sb/Br)
OPA350PAG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA350PA
& no Sb/Br)
OPA350UA ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 350UA

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Apr-2013

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Top-Side Markings Samples
(1) Drawing Qty (2) (3) (4)

OPA350UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 350UA
OPA350UA/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 350UA
OPA350UAG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 350UA
OPA4350EA/250 ACTIVE SSOP DBQ 16 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA
& no Sb/Br) 4350EA
OPA4350EA/250G4 ACTIVE SSOP DBQ 16 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA
& no Sb/Br) 4350EA
OPA4350EA/2K5 ACTIVE SSOP DBQ 16 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 4350EA
OPA4350EA/2K5G4 ACTIVE SSOP DBQ 16 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA
& no Sb/Br) 4350EA
OPA4350UA ACTIVE SOIC D 14 50 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA4350UA
& no Sb/Br)
OPA4350UA/2K5 ACTIVE SOIC D 14 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA4350UA
& no Sb/Br)
OPA4350UA/2K5G4 ACTIVE SOIC D 14 2500 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA4350UA
& no Sb/Br)
OPA4350UAG4 ACTIVE SOIC D 14 50 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR OPA4350UA
& no Sb/Br)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Addendum-Page 2
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Apr-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 3
 PACKAGE MATERIALS INFORMATION

www.ti.com 22-Jun-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
OPA2350EA/250 VSSOP DGK 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
OPA2350EA/2K5 VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
OPA350EA/250 VSSOP DGK 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
OPA350UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA4350EA/250 SSOP DBQ 16 250 180.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA4350EA/2K5 SSOP DBQ 16 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA4350UA/2K5 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 22-Jun-2013

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
OPA2350EA/250 VSSOP DGK 8 250 210.0 185.0 35.0
OPA2350EA/2K5 VSSOP DGK 8 2500 367.0 367.0 35.0
OPA350EA/250 VSSOP DGK 8 250 210.0 185.0 35.0
OPA350UA/2K5 SOIC D 8 2500 367.0 367.0 35.0
OPA4350EA/250 SSOP DBQ 16 250 210.0 185.0 35.0
OPA4350EA/2K5 SSOP DBQ 16 2500 367.0 367.0 35.0
OPA4350UA/2K5 SOIC D 14 2500 367.0 367.0 38.0

Pack Materials-Page 2
 IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated