LM 358
LM 358
LM 358
DUAL DIFFERENTIAL INPUT
Utilizing the circuit designs perfected for recently introduced Quad Operational OPERATIONAL
Amplifiers, these dual operational amplifiers feature 1) low power drain, 2) a
common mode input voltage range extending to ground/VEE, 3) single supply or AMPLIFIERS
split supply operation and 4) pinouts compatible with the popular MC1558 dual
operational amplifier. The LM158
SEMICONDUCTO
series is equivalent to one–half of an LM124.
These amplifiers have several distinct advantages over standard operational R TECHNICAL
amplifier types in single supply applications. They can operate at supply voltages
as low as 3.0 V or as high as 32 V, with quiescent currents about one–fifth of those
associated with the MC1741 (on a per amplifier basis). The common mode input
range includes the negative supply, thereby eliminating the necessity for external
biasing components in many applications. The output voltage range also includes
the negative power supply voltage.
Short Circuit Protected Outputs
True Differential Input Stage 8
1
Single Supply Operation: 3.0 V to 32 V N SUFFIX
PLASTIC PACKAGE CASE 626
Low Input Bias Currents
Internally Compensated
Common Mode Range Extends to Negative Supply 8
1
Single and Split Supply Operation D SUFFIX
Similar Performance to the Popular MC1558
PLASTIC PACKAGE CASE 751
(SO–8)
ESD Clamps on the Inputs Increase Ruggedness of the Device without
Affecting Operation
1.5 V to VCC(max)
1 1
2 2
1.5 V to VEE(max)
VEE
VEE/Gnd
Representative Schematic
Diagram
(One–Half of Circuit Shown) Bias Circuitry
Common to Both
Output Amplifiers
VCC
Q15
Q16 Q14 Q22
Q13
40 k
Q19
Q18 Q20
Inputs
Q11
Q9
Q17 Q21
Q6Q7 Q25
Q2 Q5 Q1 2.4 k
Q8 Q10
Q3 Q4 Q26
2.0 k
VEE/Gnd
CIRCUIT DESCRIPTION
The LM258 series is made using two internally
compensated, two–stage operational amplifiers. The first stage of
each consists of differential input devices Q20 and Q18 with input Large Signal
buffer transistors Q21 and Q17 and the differential to single ended Voltage Follower
converter Q3 and Q4. The first stage performs not only the first VCC = 15 Vdc RL = 2.0 k TA = 25C
Response
stage gain function but also performs the level shifting and
transconductance reduction functions. By reducing the
transconductance, a smaller compensation capacitor (only 5.0 pF)
can be employed, thus saving chip area. The transconductance
1.0 V/DIV
Figure 1. Input Voltage Range Figure 2. Large–Signal Open Loop Voltage Gain
20 120
14 80
12
60
10 Negative
8.0 40
Positive
6.0 20
4.0
0
2.0
0 –20
0 2.0 4.0 6.0 8.0 10 12 14 16 18 20 1.0 10 100 1.0 k 10 k 100 k 1.0 M
VCC/VEE, POWER SUPPLY VOLTAGES (V) f, FREQUENCY (Hz)
Gain = –100
10 RI = 1.0 k RF = 100 k Input
8.0
Output
6.0
4.0
2.0
500
450
400
350
300
250
200
0
Figure 5. Power Supply Current versus Figure 6. Input Bias Current versus
Power Supply Voltage Supply Voltage
2.4
2.1
ICC , POWER SUPPLY CURRENT (mA)
TA = 25C RL =
90
1.5
1.2
0.9 80
0.6
0.3
0 70
0 5.0 10 15 20 25 30 35 0 2.0 4.0 6.0 8.0 10 12 14 16 18 20
VCC, POWER SUPPLY VOLTAGE (V) VCC, POWER SUPPLY VOLTAGE (V)
VCC
VCC 5.0 k
R2 –
Vref 10 k – VCC
1/2 V
LM358 O 1/2
MC1403 LM358 VO
+
2.5 V + 1
fo = 2 RC
1
Vref = VCC
2 For: fo = 1.0 kHz
R1
V = 2.5 V (1 + ) R R = 16 k
O R2 C C = 0.01 F
R C
Figure 9. High Impedance Differential Amplifier Figure 10. Comparator with Hysteresis
+ 1R
e1 C R
1/2
LM358 R2 Hysteresis
– VOH
R1
– Vref + VO
a R1 1/2
R1 eo 1/2
LM358 LM358
+ Vin – VO
b R1 VOL
1 VinL VinH
– CR R1
1/2 V = (V – V )+ V Vref
LM358 inL R1 + R2 OL ref ref
e2 + R R1
VinH = (V – V ) + Vref
R1 + R2 OH ref
eo = C (1 + a + b) (e2 – e1) R1
H= (V –V )
R1 + R2 OH OL
Vref R1 = 1.6 M
Where: TBP = Center Frequency Gain R2 = 1.6 M
TN = Passband Notch Gain R3 = 1.6 M
1
Vref = VCC Triangle Wave Output R2
2 VCC
300 k C R3
Vref + R3 R1 C
1/2 + Vin –
1/2
LM358 1/2 VO
– 75 k LM358
LM358 Square +
R1 100 k CO CO
– R2
Wave = 10 C
C Vref Output V
ref 1
Rf Vref = 2 VCC
R1 + RC R2 R1
f= if, R3 =
4 CRf R1 R2 + R1 Given: fo = center frequency
A(fo) = gain at center frequency
N SUFFIX
PLASTIC PACKAGE
CASE 626–05 ISSUE
K
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
8 5 FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
–B– 3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
1 4 MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
F C 3.94 4.45 0.155 0.175
D 0.38 0.51 0.015 0.020
NOTE 2 –A– F 1.02 1.78 0.040 0.070
L G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
C M ––– 10 ––– 10
N 0.76 1.01 0.030 0.040
–T– J
SEATING N
PLANE
M
D K
H G
0.13 (0.005) M T A M B M
D SUFFIX
PLASTIC PACKAGE
CASE 751–05 (SO–8)
ISSUE R
A D NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
C Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETERS.
3. DIMENSION D AND E DO NOT INCLUDE MOLD
8 5 PROTRUSION.
h X 45
B e MILLIMETERS
DIM MIN MAX
A 1.35 1.75
A1 0.10 0.25
C A B 0.35 0.49
C 0.18 0.25
SEATING PLANE L D 4.80 5.00
E 3.80 4.00
e 1.27 BSC
0.10 H 5.80 6.20
A1 B h 0.25 0.50
L 0.40 1.25
0.25 M C B S AS 0 7
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products
MFAX: [email protected] – TOUCHTONE 602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
INTERNET: http://Design–NET.com 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298