Exercise 2 - Assignment 2
Exercise 2 - Assignment 2
Class:
ID:
5.4 Figure 5.6 indicates how to construct a module of chips that can store 1 MByte
based on a group of four 256-Kbyte chips. Let’s say this module of chips is
packaged as a single 1-Mbyte chip, where the word size is 1 byte. Give a high-
level chip diagram of how to construct an 8-Mbyte computer memory using eight
1-Mbyte chips. Be sure to show the address lines in your diagram and what the
address lines are used for.
Answer:
6.4 Consider a single-platter disk with the following parameters: rotation speed:
7200 rpm; number of tracks on one side of platter: 30,000; number of sectors per
track: 600; seek time: one ms for every hundred tracks traversed. Let the disk
receive a request to access a random sector on a random track and assume the disk
head starts at track 0.
a. What is the average seek time?
b. What is the average rotational latency?
c. What is the transfer time for a sector?
d. What is the total average time to satisfy a request?
Answer:
7.14 Examination of the timing diagram of the 8237A indicates that once a block
transfer begins, it takes three bus clock cycles per DMA cycle. During the DMA
cycle, the 8237A transfers one byte of information between memory and I/O
device. a. Suppose we clock the 8237A at a rate of 5 MHz. How long does it take
to transfer one byte?
b. What would be the maximum attainable data transfer rate?
c. Assume that the memory is not fast enough and we have to insert two wait states
per DMA cycle. What will be the actual data transfer rate?
Answer: