CH 3
CH 3
DE Slides/Chpt 3 Ch 3 - 1
Singapore Polytechnic Digital Electronics
Objectives
DE Slides/Chpt 3 Ch 3 - 2
Singapore Polytechnic Digital Electronics
Introduction
All Digital (logic) circuits operate in the binary
mode, i.e.
Digital circuits operate only in 2 states which are
called the: High (abbreviated H) state and Low
(L) state.
DE Slides/Chpt 3 Ch 3 - 3
Singapore Polytechnic Digital Electronics
True or False
On or Of f
Yes or No
High or Low
DE Slides/Chpt 3 Ch 3 - 4
Singapore Polytechnic Digital Electronics
NB:
• Combinational circuits: the output(s) at any instant is a
direct response to the input combinations at that instant.
There is no feedback between the output(s) and input(s).
• Sequential circuits: the output(s) at any instant depends not
only on the current values (states) of the inputs but also
their previous values, i.e. there is an element of memory.
DE Slides/Chpt 3 Ch 3 - 5
Singapore Polytechnic Digital Electronics
Truth-Tables
DE Slides/Chpt 3 Ch 3 - 6
Singapore Polytechnic Digital Electronics
Question
DE Slides/Chpt 3 Ch 3 - 7
Singapore Polytechnic Digital Electronics
Logic Gates
A logic gate is a two state device that relates the
outputs of a binary system to its input.
DE Slides/Chpt 3 Ch 3 - 8
Singapore Polytechnic Digital Electronics
OR Gate
• An OR gate has a minimum of 2 inputs.
Boolean equation
DE Slides/Chpt 3 Ch 3 - 9
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 10
Singapore Polytechnic Digital Electronics
AND Gate
• An AND gate has a minimum of 2 inputs.
• It has only 1 output.
Boolean equation
DE Slides/Chpt 3 Ch 3 - 11
Singapore Polytechnic Digital Electronics
NOT Gate
• Is the simplest possible logic gate.
Boolean equation
DE Slides/Chpt 3 Ch 3 - 12
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 13
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 14
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 15
Singapore Polytechnic Digital Electronics
Methodology
DE Slides/Chpt 3 Ch 3 - 16
Singapore Polytechnic Digital Electronics
Example
DE Slides/Chpt 3 Ch 3 - 17
Singapore Polytechnic Digital Electronics
Question
DE Slides/Chpt 3 Ch 3 - 18
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 19
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 20
Singapore Polytechnic Digital Electronics
Questions:
Inputs Output
A B C X
L L L
L L H
L H L
L H H
H L L
H L H
H H L
H H H
DE Slides/Chpt 3 Ch 3 - 21
Singapore Polytechnic Digital Electronics
1.
A B C X
L L L H
L L H L
L H L L
L H H L
H L L L
H L H L
H H L L
H H H L
DE Slides/Chpt 3 Ch 3 - 22
Singapore Polytechnic Digital Electronics
Question:
For a 3-input NAND gate, what is the output logic
level, if all the inputs are at logic High?
Answer:
The output will be L (or 0)
DE Slides/Chpt 3 Ch 3 - 23
Singapore Polytechnic Digital Electronics
Boolean Theorems
• Two groups:
Single variable and multi-variables theorems.
DE Slides/Chpt 3 Ch 3 - 24
Singapore Polytechnic Digital Electronics
Multivariable Theorems:
• These theorems involve more than one
variable.
Theorems
theorem 13 is
13a x(y + z) = xy + xz the distributive
law.
13b (w + x)(y + z) = wy+xy+wz+xz
14 x + xy = x
15a x + xy = x + y
15b x + xy = x + y
DE Slides/Chpt 3 Ch 3 - 25
Singapore Polytechnic Digital Electronics
Question:
Using the Boolean theorems, simply the
expression:
Answer: Z = AB + AD
DE Slides/Chpt 3 Ch 3 - 26
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 27
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 28
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 29
Singapore Polytechnic Digital Electronics
Example:
Given a typical AND-OR circuit combination as
shown below:
DE Slides/Chpt 3 Ch 3 - 30
Singapore Polytechnic Digital Electronics
DE Slides/Chpt 3 Ch 3 - 31
Singapore Polytechnic Digital Electronics
Example
DE Slides/Chpt 3 Ch 3 - 32
Singapore Polytechnic Digital Electronics
Question
What is the alternate symbol of the OR gate?
Hint
• AND is replaced by OR and OR is replaced by
AND.
• Where there are ‘bubbles’, remove them.
• Where there are ‘no bubbles’, replaced with
‘bubbles’.
DE Slides/Chpt 3 Ch 3 - 33
Singapore Polytechnic Digital Electronics
Output Z = AB . CD
Expression is logically correct but does not clearly
show the circuit operation.
Replacing NAND 3 with the equivalent symbol,
DE Slides/Chpt 3 Ch 3 - 34
Singapore Polytechnic Digital Electronics
Answer:
A = H and B = H or,
C = H and D = H or,
All inputs = H
In order for Z to be H
DE Slides/Chpt 3 Ch 3 - 35