0% found this document useful (0 votes)
16 views13 pages

2105A41042 DDHDL Assignment

The document discusses various topics related to VLSI design including functional architecture design, logic design, system functions, simulation, and testing. It also includes code examples for basic logic gates like NAND, AND and OR gates.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
16 views13 pages

2105A41042 DDHDL Assignment

The document discusses various topics related to VLSI design including functional architecture design, logic design, system functions, simulation, and testing. It also includes code examples for basic logic gates like NAND, AND and OR gates.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 13

Nat louo dhat.

VLSI DESIGN FIDw


Syplam sjuefalons
fumeti onal Aschclctase Easign..
Sunetonal voifaton
koge Besign t
ogic vgraten.
cnet Resign.
coad tnpten

Phgova vaaton.
dabniaton and teotng.
opne the gh luel nguemnts E.
Syslem fucatatons

fnctenal Anehilaclue eo Besigni Dwlop a fnelon


al archatue hat outline
coniponintshaa
abshaction luel.
sloadionb al a al
eifcaton: Rulop a fnlow
etional AAchitete conmponwd and hk nlera
achi tuse thal odne major
1 ctern at a ighu abstaction. uil,
dogte usign: Jhonsat he fmtonal ascitu sto
R4g1sles dhamsistos auel (RTA)oescdon .
Kogtt Denikalon: Bnsus he functioial aschitecus
anto

Ensue the coudnas of the ogre design


hiagh omense depaten nebong Simulbtion ho
vndvidual bgic

coeuts, corsikeing hutono


yela Baign: Plan he physlcal ayout the dhpsayon
Phcement o als.
Sesign tuaton bop.
moltliaton o mpunerds to he rdal
Dabiga: Maka
dsgn Los on jbak on aginmnts.
mobjd dsgu hiagh snula ton
Boalaton olaten he
e other walvaton.
f se kaA?
2) 0hal ar Cormponnts
sR laloh test
modull R

too NOR gede


-Moduae o sR lalch
Zime Sealbo Ins hes .
modele sy latch (inpuds, inpat R. outpdQ,Qur an
WEre q-snd, 9-inti

assgn
RSsign Qn=n- nt;
d moule :
ust lanch:

S. R;

Sy- ltd dut (s,R Qsor);


zntial bagnR: bo; # 5;
S -1'bo;
S: ' b iR1bo;+5j
S= ' bo R: 1'b,;# 5;
S-'bI )REt"b j 45;

A= 5' blo lo 1
aluat
C5' b000
)ABB.
C: 1bDO
B-51610001
A: 10)0!
Del00o|
Se5'blooo I (34)1
Al101DI
62434 z 28: 5'bo1no
A -6' b)olol
Jalse ubation (anot be don

A 5'Biolol (a2)o vI) y A6):1:0


A2>62
B5'61|| =C62)10 False

Cony lek ahad atlar A


B

Ba
Ful Fll

C
Adden
Full
eddes laddes
S1
S3

Si: PiG

CI hot Pöcin.

3 G2+Pace 624PaGi+Pa?, Go +P , Po Cin


A B Cin

Madue Coa l'tout So,Si,Sa, 3,A o,B e, Ai, 8,, Aa,Ba,A3) an)i
inhat Ao An, As,Ay Bo,Bi, Ba, 83, Cini

wie Po, P,P,Go,G62,G3, Cu Ca,<3, P93,3.


bosgn Po Ao^Bo;
Go Ao lBoj
So Po^ Cins

absign P3 Po cin;
43=As Baj
asotgn

end modl.

slalamik
Control sdalamends.- with ea.
jolauing
Joqp
slis aloays llocks in
PEntthal phocclnal lehauiral that 1s
)Alwoyo de dessle he bimulation. gnilal
Coninousle ativt hahod ae enuitl stquenlal
froclasal stodeunds
beginng of smalal en
at te
Blokng Jokng
Cause he
Bloking n the dod hay
ools they aea
e
Completd you seulg allns muliple assigm
lodkny sillartsnby.
ends do occws
teplatnat ton of Coritsol slalemmet
D else siademint
i allous for Condhtonal erutlon of code lock
anod crculcs ene
blocks i . ewaluleo a Cordlion

asAguence
on an one
Such as alst) dictonay
0t a
an
I, 2, 4, 6, ?., 2..
the Codle

test bench
medale sequno geneM
(ünput ohe ck
oudpud ag [:] seg):

Case loundn)
2 : seg (> 3' boro;
2:324(- s'bioo s

dufault si L- 3'booi;
end case
Heane4)
lse

dest bench ncl<gnesass b;


molule Sequenee
cIK

Suquno -guhalon

ck.
Joreues # ock

Ingtal begin
50 spnish.
endl
lnd modul.
-he oe Aelease
99 aplan
6) Gaplain he nonbbotng
Jularal staimud usd to
simat'onpupases ony wndoo
in a ^Pe ciffe time
a yueyftoteles to

ARlease salennt
ains Anidtls a
Jhis vale Nn
mcouteud.
g dala:
fover daa .'bo;

dada 1'b;
end conol slatements
aplan aen, ef
D else stakmed or
Condttlonal
statemend alouss
a lonailon anl
else
Jhe
locks conlition s tlue.
ho
Buctes on block of

6) mon -Blbckg asgnmandts.


at he nt
to take feed asstgmenls
allaw muiple othout
the clock) Jhis e0alvated
Wok to be
the sme aloays
with.olagm
galomos sorleh test ?
cHOs thonsnissiorn
8) A) Explaan he sng
implomnt NAND AND.OR gals
B) test bench
suilable
H oith a
CMOS Jhansmibblorn getlo Compared' o a. PMos.
A) CMOS thansmisson
Jsansisen conndet in. Aasal when
and an Nmos convcis [ he
high he PMOs
he snfud sigmal lng he s'gnal to Pads thovgh.
NMOS Js
Vin= VDp. -InSiP

VDP

) Nand qal Code b»ag )


oe a,input-tone
modale mand- gal (onjd-
aloays

tust bonch
tb
medule monol

mand -gat by lala). blb).ygds


zntlal begin)
6 monsten (l" a-7b, b-7. b. y- b'la,b.yds
(a0b
+10;
02y

sfpnshi
end medule.
And
module and-gat (anput o a,Lnput sM b.adpat
aays @(a.b)
Yas b);
end an odule
dest bench.
medule and -gat tb;
wse a,bi
exut Ca-a) blb)ygdi
Dnd -gat
nil ial hagin

dmelale.

pe b. o/p),
OR
(p weailp
molule eh-gat
eloays @larb) .

nlmedl.
lest bench
medule oh - gat Abs
g abi

2nehal begiart

a =0) bl;
* 10)

endndmadla.
sequmtial euel deotingaehniguls
Discus6 about ncomPrs&
Seguantalreatt tuing techaiguo
smulatlon tased teoting

Scan- basd dsting


bounday, can telng
juncttonal testog
Pseualerandoni teting .
ounal defation.
io) Siscuss abot dsign enf aton Assaton

Dusign entaton : that a hasdooe


d4 the hocess of enbwring
dsgning hehaulo
dahauts as
ucipadton o dety ts
he design agalnat technicallsm snelole
Cosecdnss 0 Cadlon
Simulalen fomal en catorn
Assection Desifcaton
knoolus mbudleol
enfcatlen it
lathen design abslgn Cale b opeety
assutions hin he assetlons duiny
terifyung tehere
behaiet ¬ hen bsestion opestes.
bimulaton on bmsthaints
buoh as
fumctlenal. cowdton.

You might also like