Scribd
Upload
9 views1 page

AE Final Term Assignment

The document discusses MOS differential pair circuits and design considerations including common mode voltage, transistor voltages and currents, and output voltage ranges. It also discusses designing a FET source follower and calculating various circuit parameters like gain and transconductance. Finally, it examines designing a voltage series feedback pair amplifier.

Uploaded by

xdbenerobe
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
9 views1 page

AE Final Term Assignment

The document discusses MOS differential pair circuits and design considerations including common mode voltage, transistor voltages and currents, and output voltage ranges. It also discusses designing a FET source follower and calculating various circuit parameters like gain and transconductance. Finally, it examines designing a voltage series feedback pair amplifier.

Uploaded by

xdbenerobe
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

1. For the MOS differential pair with a common-mode voltage VCM applied, let VDD = VSS = 1.

5
V, Kn = 4 mA/V2, Vt = 0.5 V, I = 0.4 mA, and RD = 2.5 kΩ, and neglect channel-length
modulation. Assume that the current source I requires a minimum voltage of 0.4 V to operate
properly.
(a) Find VOV and VGS for each transistor.
(b) For VCM = 0, find VS, ID1, ID2, VD1, and VD2.
(c) What is the highest permitted value of VCM?
(d) What is the lowest value allowed for VCM?
2. For the MOS differential pair, find
(a) the value of vid that causes Q1 to conduct the entire current I, and the corresponding values of
vD1 and vD2;
(b) the value of vid that causesQ2 to conduct the entire current I, and the corresponding values of
vD1 and vD2;
(c) the corresponding range of the differential output voltage (vD2 – vD1)
3. Design a FET source follower circuit with a Input Voltage Vs = 5mV and Source Resistance =
1.5 kΩ. Calculate Av, β, Avf when gm = 0.35 mV/A, Vov = 1.5 V. assume appropriate VA value.
4.
a) Transistor in the figure has Vt = 1 V, and kn = 2 mA/V2 and the bias circuit establishes VGS = 2
V, ID = 1 mA, and VD = +7.5 V. That is, assume these values, and verify that they are consistent
with the values of the circuit components and the device parameters. Calculate gm and ro if VA =
100 V. Calculate the Gain Av1. [Draw equivalent circuit to solve the circuit]

b) Use the same configuration as amplifier two to design a Voltage Series Feedback pair as per
the following design, Where R1 = 1kΩ and R2 = 50 kΩ. Calculate Av, β, Avf .

You might also like