Invoking Clocking Wizard
Invoking Clocking Wizard
Clocking Wizard
Clocking Wizard
To simplify applications using DCMs, the Xilinx ISE development software includes a
software wizard that provides step-by-step instructions for configuring a DCM. As shown
in Figure 3-7, Clocking Wizard generates a vendor-specific logic synthesis file instantiating
the DCM in either VHDL or Verilog syntax. Similarly, Clocking Wizard generates a user
constraints file (UCF) for the specific implementation. Finally, all the user specifications are
saved in a Xilinx Architecture Wizard (XAW) settings file.
Clocking Wizard
Graphically configure a
Spartan-3 Digital Clock
Manager (DCM)
Xilinx Architecture
Vendor-specific Wizard (XAW)
VHDL or Verilog settings file
User contraints
file (UCF)
UG331_c3_28_022407
Figure 3-7: Clocking Wizard Provides a Graphical Interface for Configuring Digital
Clock Managers