Scribd
Upload
16 views1 page

Configuration

Uploaded by

Thiện Khiêm
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
16 views1 page

Configuration

Uploaded by

Thiện Khiêm
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

R

Configuration

IOBs

CLB

Block RAM

Multiplier
DCM

IOBs
OBs
DCM
Block RAM / Multiplier

CLBs
IOBs

IOBs

DCM

IOBs
DS312-1_01_032606

Figure 1-1: Spartan-3A Platform Architecture

Configuration
Spartan-3 generation FPGAs are programmed by loading configuration data into robust,
reprogrammable, static CMOS configuration latches (CCLs) that collectively control all
functional elements and routing resources. The FPGA’s configuration data is stored
externally in a PROM or some other non-volatile medium, either on or off the board. The
Spartan-3AN platform contains its own internal SPI flash configuration memory. After
applying power, the configuration data is written to the FPGA using one of several
different modes:
• Master Serial from a Xilinx Platform Flash PROM
• Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
• Spartan-3E and Extended Spartan-3A family FPGAs only
• Byte Peripheral Interface (BPI) from an industry-standard x8 or x8/x16 parallel NOR
Flash
• Spartan-3E and Extended Spartan-3A family FPGAs only
• Slave Serial, typically downloaded from a processor
• Slave Parallel, typically downloaded from a processor
• Boundary Scan (JTAG), typically downloaded from a processor or system tester

Spartan-3 Generation FPGA User Guide www.xilinx.com 37


UG331 (v1.8) June 13, 2011

You might also like