8-1

Chapter 8 - Buses and Peripherals

Computer Architecture and Organization

Miles Murdocca and Vincent Heuring

Chapter 8 Buses and Peripherals

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-2

Chapter 8 - Buses and Peripherals

Chapter Contents
8.1 Parallel Bus Architectures 8.2 Bridge-Based Bus Architectures 8.3 Internal Communication Methodologies 8.4 Case Study: Communication on the Intel Pentium Architecture 8.5 Serial Bus Architectures 8.6 Mass Storage 8.7 RAID Redundant Arrays of Inexpensive Disks 8.8 Input Devices 8.9 Output Devices 8.10 Case Study: Graphics Processing Unit 8.11 Case Study: How a Virus Infects a Machine

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-3

Chapter 8 - Buses and Peripherals

Simple Bus Architecture

A simplied motherboard of a personal computer (top view):

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-4

Chapter 8 - Buses and Peripherals

Simplied Illustration of a Bus

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-5

Chapter 8 - Buses and Peripherals

100 MHz Bus Clock

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-6

Chapter 8 - Buses and Peripherals

The Synchronous Bus

Timing diagram for a synchronous memory read (adapted from [Tanenbaum, 1999]).

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-7

Chapter 8 - Buses and Peripherals

The Asynchronous Bus

Timing diagram for asynchronous memory read (adapted from [Tanenbaum, 1999]).

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-8

Bus Arbitration

Chapter 8 - Buses and Peripherals

(a) Simple centralized bus arbitration; (b) centralized arbitration with priority levels; (c) fully centralized bus arbitration; (d) decentralized bus arbitration. (Source: adapted from [Tanenbaum, 1999].)

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-9

Chapter 8 - Buses and Peripherals

Bridge Based Bus Architecture

Bridging with dual Pentium processors. Source: http://www.intel.com.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-10

Chapter 8 - Buses and Peripherals

Programmed I/O Flowchart for a Disk Transfer

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-11

Chapter 8 - Buses and Peripherals

Interrupt Driven I/O Flowchart for a Disk Transfer

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-12

Chapter 8 - Buses and Peripherals

DMA Transfer from Disk to Memory Bypasses the CPU

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-13

Chapter 8 - Buses and Peripherals

DMA Flowchart for a Disk Transfer

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-14

Chapter 8 - Buses and Peripherals

Intel Memory and I/O Address Spaces

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-15

Chapter 8 - Buses and Peripherals

Standard Intel Pentium Read and Write Bus Cycles

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-16

Chapter 8 - Buses and Peripherals

Intel Pentium Burst Read Bus Cycle

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-17

Chapter 8 - Buses and Peripherals

Intel Pentium Hold-Hold Acknowledge Bus Cycle

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-18

Chapter 8 - Buses and Peripherals

RS-232
The RS-232 standard commonly uses 9-pin and 25-pin connectors, but uses others as well (see the gure). RS-232 is used for slow-bit-rate devices such as mice, keyboards, and non-graphics terminals.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-19

Chapter 8 - Buses and Peripherals

USB and Firewire

Universal Serial Bus (USB) and IEEE 1394 (Firewire) are groups of standards for interconnecting peripheral devices. USB 2.0 supports data transfer rates up to 480 Mbps, with as many as 127 devices connected to a single host controller through special hub devices in a tree-like manner. Firewire is similar to USB but has traditionally been faster, up to 800 Mbps. A key advantage of Firewire is isochronous data transfer, in which a continuous, guaranteed data transfer is supported at a predetermined rate. This makes Firewire attractive for digital video and digital audio.

(left) USB hub; (middle) USB cable; (right) Firewire cable.

Computer Architecture and Organization by M. Murdocca and V. Heuring
2007 M. Murdocca and V. Heuring

8-20

Chapter 8 - Buses and Peripherals

A Magnetic Disk with Three Platters

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-21

Chapter 8 - Buses and Peripherals

Manchester Encoding
(a) Straight amplitude (NRZ) encoding of ASCII F; (b) Manchester encoding of ASCII F.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-22

Chapter 8 - Buses and Peripherals

Organization of a Disk Platter with a 1:2 Interleave Factor

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-23

Chapter 8 - Buses and Peripherals

Master Control Block

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-24

Chapter 8 - Buses and Peripherals

Magnetic Tape
A portion of a magnetic tape.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-25

Chapter 8 - Buses and Peripherals

Digital Audio Tape (DAT)

Digital audio tape (DAT) formatting supports high densities, on the order of 72 GB for a small 73 mm 54 mm prole. The read / write head is placed at an angle to the tape as shown in the gure, allowing data to be criss-crossed over the same area, using opposite polarities which maintains separation of the bits.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-26

Chapter 8 - Buses and Peripherals

Spiral Format for Compact Disk

Unlike a magnetic disk in which all of the sectors on concentric tracks are lined up like a sliced pie (where the disk rotation uses constant angular velocity), a CD is arranged in a spiral format (using constant linear velocity). The speed of rotation is adjusted so that the disk moves more slowly when the head is at the edge than when it is at the center.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-27

Chapter 8 - Buses and Peripherals

Redundant Arrays of Inexpensive Disks (RAID)

RAID level 0 striped disk array without fault tolerance.

RAID level 1 mirroring and duplexing.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-28

Chapter 8 - Buses and Peripherals

RAID (Continued)
RAID level 2 bit-level striping with Hamming Code ECC.

RAID level 3 parallel transfer with parity.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-29

Chapter 8 - Buses and Peripherals

RAID (Continued)
RAID level 4 independent data disks with shared parity disk.

RAID level 5 independent data disks with distributed parity blocks.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-30

Chapter 8 - Buses and Peripherals

RAID (Continued)
RAID level 6 independent data disks with two independent distributed parity schemes.

RAID level 7 asynchronous cached striping with dedicated parity.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-31

Chapter 8 - Buses and Peripherals

RAID (Continued)
RAID level 10 very high reliability combined with high performance.

RAID level 53 high I/O rates and data transfer performance.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-32

Chapter 8 - Buses and Peripherals

ECMA-23 Keyboard Layout

Keyboard layout for the ECMA-23 Standard (2nd ed.). Shift keys are frequently placed in the B row.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-33

Chapter 8 - Buses and Peripherals

The Dvorak Keyboard Layout

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-34

Chapter 8 - Buses and Peripherals

Tablet with Puck

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-35

Chapter 8 - Buses and Peripherals

Mouse and Trackball

A mechanical mouse (left), a three-button trackball (center), and an optical mouse (right).

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-36

Chapter 8 - Buses and Peripherals

Touch Sensitive Pen-based Display

Pen-based personal digital assistants (PDAs) use a passive matrix in which the pen can be anything that induces pressure on the screen. Two transparent conducting layers are placed on the screen, separated by spacer dots. When the user applies pressure to the top layer, as with a stylus or simply a nger, the top and bottom layers make contact. The induced voltage at the edges varies according to the position of the stylus.

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-37

Chapter 8 - Buses and Peripherals

Joystick
A joystick with a selection button and a rotatable rod:

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-38

Chapter 8 - Buses and Peripherals

Laser Printer
Schematic of a laser printer (adapted from [Tanenbaum, 1999]).

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-39

Chapter 8 - Buses and Peripherals

Cathode Ray Tube

A CRT with a single electron gun:

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-40

Chapter 8 - Buses and Peripherals

Display Controller
Display controller for a 1024768 color monitor (adapted from [Hamacher et al., 1990]).

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-41

Chapter 8 - Buses and Peripherals

Active Matrix Color Liquid Crystal Display

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring

8-42

Chapter 8 - Buses and Peripherals

Matrix Parhelia-512 GPU

Computer Architecture and Organization by M. Murdocca and V. Heuring

2007 M. Murdocca and V. Heuring