OPA344

OPA2344
OPA
434
4 OPA4344
OPA
344

OPA
345 OPA345
OPA
342
®

OPA2345
OPA4345
www.ti.com SBOS107A – APRIL 2000 – REVISED AUGUST 2008

LOW POWER, SINGLE-SUPPLY, RAIL-TO-RAIL

OPERATIONAL AMPLIFIERS
MicroAmplifier ™ Series

FEATURES DESCRIPTION
● RAIL-TO-RAIL INPUT The OPA344 and OPA345 series rail-to-rail CMOS
● RAIL-TO-RAIL OUTPUT (within 1mV) operational amplifiers are designed for precision, low-power,
● LOW QUIESCENT CURRENT: 150µA typ miniature applications. The OPA344 is unity gain stable,
while the OPA345 is optimized for gains greater than or equal
● MicroSIZE PACKAGES to five, and has a gain-bandwidth product of 3MHz.
SOT23-5
The OPA344 and OPA345 are optimized to operate on a
MSOP-8 single supply from 2.5V and up to 5.5V with an input
TSSOP-14 common-mode voltage range that extends 300mV
● GAIN-BANDWIDTH beyond the supplies. Quiescent current is only
OPA344: 1MHz, G ≥ 1 250µA (max).
OPA345: 3MHz, G ≥ 5 Rail-to-rail input and output make them ideal for driving
sampling analog-to-digital converters. They are also well suited
● SLEW RATE for general purpose and audio applications and providing I/V
OPA344: 0.8V/µs conversion at the output of D/A converters. Single, dual and
OPA345: 2V/µs quad versions have identical specs for design flexibility.
● THD + NOISE: 0.006% A variety of packages are available. All are specified for
operation from –40ºC to 85ºC. A SPICE macromodel for
design analysis is available for download from www.ti.com.
APPLICATIONS
● PCMCIA CARDS OPA344, OPA345
● DATA ACQUISITION
● PROCESS CONTROL Out 1 5 V+

● AUDIO PROCESSING V– 2
● COMMUNICATIONS +In 3 4 –In
OPA4344, OPA4345

● ACTIVE FILTERS
Out A 1 14 Out D
● TEST EQUIPMENT SOT23-5
–In A 2 13 –In D
OPA2344, OPA2345 A D
OPA344, OPA345
+In A 3 12 +In D

Out A 1 8 V+ NC 1 8 NC +V 4 11 –V

–In A 2 A 7 Out B –In 2 7 V+ +In B 5 10 +In C

B C
+In A 3 B 6 –In B Out
+In 3 6 –In B 6 9 –In C

V– 4 5 +In B V– 4 5 NC Out B 7 8 Out C

SO-8, MSOP-8, 8-Pin DIP (OPA2344 Only) SO-8, 8-Pin DIP (OPA344 Only) TSSOP-14, SO-14, 14-PIn DIP (OPA4344 Only)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Copyright © 2000-2008, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

www.ti.com
SPECIFICATIONS: VS = 2.7V to 5.5V
At TA = +25°C, RL = 10kΩ connected to VS /2 and VOUT = VS /2, unless otherwise noted.
Boldface limits apply over the temperature range, TA = –40°C to +85°C.

OPA344NA, UA, PA
OPA2344EA, UA, PA
OPA4344EA, UA, PA
PARAMETER CONDITION MIN TYP MAX UNITS
OFFSET VOLTAGE
Input Offset Voltage VOS VS = +5.5V, VCM = VS/2 ±0.2 ±1 mV
Over Temperature ±0.8 ±1.2 mV
vs Temperature dVOS/dT ±3 µV/°C
vs Power Supply PSRR VS = 2.7V to 5.5V, VCM < (V+) -1.8V 30 200 µV/V
Over Temperature VS = 2.7V to 5.5V, VCM < (V+) -1.8V 250 µV/V
Channel Separation, dc 0.2 µV/V
f = 1kHz 130 dB
INPUT BIAS CURRENT
Input Bias Current IB ±0.2 ±10 pA
Over Temperature See Typical Curve pA
Input Offset Current IOS ±0.2 ±10 pA
NOISE
Input Voltage Noise f = 0.1 to 50kHz 8 µVrms
Input Voltage Noise Density en f = 10kHz 30 nV/√Hz
Current Noise Density in f = 10kHz 0.5 fA/√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM –0.3 (V+) + 0.3 V
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < (V+)-1.8 76 92 dB
Over Temperature VS = +5.5V, –0.3V < VCM < (V+)-1.8 74 dB
Common-Mode Rejection CMRR VS = +5.5V, –0.3V < VCM < 5.8V 70 84 dB
Over Temperature VS = +5.5V, –0.3V < VCM < 5.8V 68 dB
Common-Mode Rejection CMRR VS = +2.7V, –0.3V < VCM < 3V 66 80 dB
Over Temperature VS = +2.7V, –0.3V < VCM < 3V 64 dB
INPUT IMPEDANCE
Differential 1013 || 3 Ω || pF
Common-Mode 1013 || 6 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 100kΩ, 10mV < VO < (V+) –10mV 104 122 dB
Over Temperature RL = 100kΩ, 10mV < VO < (V+) –10mV 100 dB
RL = 5kΩ, 400mV < VO < (V+) –400mV 96 120 dB
Over Temperature RL = 5kΩ, 400mV < VO < (V+) –400mV 90 dB
FREQUENCY RESPONSE CL = 100pF
Gain-Bandwidth Product GBW 1 MHz
Slew Rate SR 0.8 V/µs
Settling Time, 0.1% VS = 5.5V, 2V Step 5 µs
0.01% VS = 5.5V, 2V Step 8 µs
Overload Recovery Time VIN • G = VS 2.5 µs
Total Harmonic Distortion + Noise THD+N VS = 5.5V, VO = 3Vp-p, G = 1, f = 1kHz 0.006 %
OUTPUT
Voltage Output Swing from Rail(1) RL = 100kΩ, AOL ≥ 96dB 1 mV
RL = 100kΩ, AOL ≥ 104dB 3 10 mV
Over Temperature RL = 100kΩ, AOL ≥ 100dB 10 mV
RL = 5kΩ, AOL ≥ 96dB 40 400 mV
Over Temperature RL = 5kΩ, AOL ≥ 90dB 400 mV
Short-Circuit Current ISC ±15 mA
Capacitive Load Drive CLOAD See Typical Curve
POWER SUPPLY
Specified Voltage Range VS 2.7 5.5 V
Operating Voltage Range 2.5 to 5.5 V
Quiescent Current (per amplifier) IQ VS = 5.5V, IO = 0 150 250 µA
Over Temperature 300 µA
TEMPERATURE RANGE
Specified Range –40 85 °C
Operating Range –55 125 °C
Storage Range –65 150 °C
Thermal Resistance θJA
SOT23-5 Surface Mount 200 °C/W
MSOP-8 Surface Mount 150 °C/W
8-Pin DIP 100 °C/W
SO-8 Surface Mount 150 °C/W
TSSOP-14 Surface Mount 100 °C/W
14-Pin DIP 80 °C/W
SO-14 Surface Mount 100 °C/W

NOTE: (1) Output voltage swings are measured between the output and power-supply rails.

OPA344, 2344, 4344

2 OPA345, 2345, 4345
www.ti.com SBOS107A
SPECIFICATIONS: VS = 2.7V to 5.5V
At TA = +25°C, RL = 10kΩ connected to VS /2 and VOUT = VS /2, unless otherwise noted.
Boldface limits apply over the temperature range, TA = –40°C to +85°C.

OPA345NA, UA
OPA2345EA, UA
OPA4345EA, UA
PARAMETER CONDITION MIN TYP MAX UNITS

OFFSET VOLTAGE
Input Offset Voltage VOS VS = +5.5V, VCM = VS/2 ±0.2 ±1 mV
Over Temperature ±0.8 ±1.2 mV
vs Temperature dVOS/dT ±3 µV/°C
vs Power Supply PSRR VS = 2.7V to 5.5V, VCM < (V+) -1.8V 30 200 µV/V
Over Temperature VS = 2.7V to 5.5V, VCM < (V+) -1.8V 250 µV/V
Channel Separation, dc 0.2 µV/V
f = 1kHz 130 dB
INPUT BIAS CURRENT
Input Bias Current IB ±0.2 ±10 pA
Over Temperature See Typical Curve pA
Input Offset Current IOS ±0.2 ±10 pA
NOISE
Input Voltage Noise f = 0.1 to 50kHz 8 µVrms
Input Voltage Noise Density en f = 10kHz 30 nV/√Hz
Current Noise Density in f = 10kHz 0.5 fA/√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM –0.3 (V+) + 0.3 V
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < (V+)-1.8 76 92 dB
Over Temperature VS = +5.5V, –0.3V < VCM < (V+)-1.8 74 dB
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < 5.8V 70 84 dB
Over Temperature VS = +5.5V, –0.3V < VCM < 5.8V 68 dB
Common-Mode Rejection Ratio CMRR VS = +2.7V, –0.3V < VCM < 3V 66 80 dB
Over Temperature VS = +2.7V, –0.3V < VCM < 3V 64 dB
INPUT IMPEDANCE
Differential 1013 || 3 Ω || pF
Common-Mode 1013 || 6 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 100kΩ, 10mV < VO < (V+) –10mV 104 122 dB
Over Temperature RL = 100kΩ, 10mV < VO < (V+) –10mV 100 dB
RL = 5kΩ, 400mV < VO < (V+) –400mV 96 120 dB
Over Temperature RL = 5kΩ, 400mV < VO < (V+) –400mV 90 dB
FREQUENCY RESPONSE CL = 100pF
Gain-Bandwidth Product GBW 3 MHz
Slew Rate SR 2 V/µs
Settling Time, 0.1% G = 5, 2V Output Step 1.5 µs
0.01% G = 5, 2V Output Step 1.6 µs
Overload Recovery Time VIN • G = VS 2.5 µs
Total Harmonic Distortion + Noise THD+N VS = 5.5V, VO = 2.5Vp-p, G = 5, f = 1kHz 0.006 %
OUTPUT
Voltage Output Swing from Rail(1) RL = 100kΩ, AOL ≥ 96dB 1 mV
RL = 100kΩ, AOL ≥ 104dB 3 10 mV
Over Temperature RL = 100kΩ, AOL ≥ 100dB 10 mV
RL = 5kΩ, AOL ≥ 96dB 40 400 mV
Over Temperature RL = 5kΩ, AOL ≥ 90dB 400 mV
Short-Circuit Current ISC ±15 mA
Capacitive Load Drive CLOAD See Typical Curve
POWER SUPPLY
Specified Voltage Range VS 2.7 5.5 V
Operating Voltage Range 2.5 to 5.5 V
Quiescent Current (per amplifier) IQ VS = 5.5V, IO = 0 150 250 µA
Over Temperature 300 µA
TEMPERATURE RANGE
Specified Range –40 85 °C
Operating Range –55 125 °C
Storage Range –65 150 °C
Thermal Resistance θJA
SOT23-5 Surface Mount 200 °C/W
MSOP-8 Surface Mount 150 °C/W
SO-8 Surface Mount 150 °C/W
TSSOP-14 Surface Mount 100 °C/W
SO-14 Surface Mount 100 °C/W

NOTE: (1) Output voltage swings are measured between the output and power-supply rails.

OPA344, 2344, 4344

OPA345, 2345, 4345 3
SBOS107A www.ti.com
ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC
Supply Voltage, V+ to V- ................................................................... 7.5V
Signal Input Terminals, Voltage(2) ..................... (V–) –0.5V to (V+) +0.5V DISCHARGE SENSITIVITY
Current(2) .................................................... 10mA
Output Short-Circuit(3) .............................................................. Continuous This integrated circuit can be damaged by ESD. Texas
Operating Temperature .................................................. –55°C to +125°C Instruments recommends that all integrated circuits be handled
Storage Temperature ..................................................... –65°C to +150°C with appropriate precautions. Failure to observe proper han-
Junction Temperature ...................................................................... 150°C
Lead Temperature (soldering, 10s) ................................................. 300°C dling and installation procedures can cause damage.
ESD Tolerance (Human Body Model) ............................................ 4000V
ESD damage can range from subtle performance degrada-
NOTES: (1) Stresses above these ratings may cause permanent damage. tion to complete device failure. Precision integrated circuits
Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only. Functional opera-
may be more susceptible to damage because very small
tion of the device at these conditions, or beyond the specified operating parametric changes could cause the device not to meet its
conditions, is not implied. (2) Input terminals are diode-clamped to the power published specifications.
supply rails. Input signals that can swing more than 0.5V beyond the supply
rails should be current-limited to 10mA or less. (3) Short-circuit to ground,
one amplifier per package.

PACKAGE/ORDERING INFORMATION(1)
SPECIFIED
PACKAGE TEMPERATURE PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE DESIGNATOR RANGE MARKING NUMBER(2) MEDIA

OPA344NA SOT23-5 DBV –40°C to +85°C B44 OPA344NA/250 Tape and Reel
" " " " " OPA344NA /3K Tape and Reel
OPA344UA SO-8 D –40°C to +85°C OPA344UA OPA344UA Rails
" " " " " OPA344UA /2K5 Tape and Reel
OPA344PA 8-Pin Dip P –40° C to +85°C OPA344PA OPA344PA Rails

OPA2344EA MSOP-8 DGK –40°C to +85°C C44 OPA2344EA /250 Tape and Reel
" " " " " OPA2344EA /2K5 Tape and Reel
OPA2344UA SO-8 D –40°C to +85°C OPA2344UA OPA2344UA Rails
" " " " " OPA2344UA /2K5 Tape and Reel
OPA2344PA 8-Pin DIP P –40°C to +85°C OPA2344PA OPA2344PA Rails

OPA4344EA TSSOP-14 PW –40°C to +85°C OPA4344EA OPA4344EA /250 Rails

" " " " " OPA4344EA /2K5 Tape and Reel
OPA4344UA SO-14 D –40°C to +85°C OPA4344UA OPA4344UA Rails
" " " " " OPA4344UA /2K5 Tape and Reel
OPA4344PA 14-Pin DIP N –40°C to +85°C OPA4344PA OPA4344PA Rails

OPA345NA SOT23-5 DBV –40°C to +85°C A45 OPA345NA/250 Tape and Reel
" " " " " OPA345NA/3K Tape and Reel
OPA345UA SO-8 D –40°C to +85°C OPA345UA OPA345UA Rails
" " " " " OPA345UA/2K5 Tape and Reel

OPA2345EA MSOP-8 DGK –40°C to +85°C B45 OPA2345EA/250 Tape and Reel
" " " " " OPA2345EA /2K5 Tape and Reel
OPA2345UA SO-8 D –40°C to +85°C OPA2345UA OPA2345UA Rails
" " " " " OPA2345UA /2K5 Tape and Reel

OPA4345EA TSSOP-14 PW –40°C to +85°C OPA4345EA OPA4345EA/250 Tape and Reel

" " " " " OPA4345EA /2K5 Tape and Reel
OPA4345UA SO-14 D –40°C to +85°C OPA4345UA OPA4345UA Rails
" " " " " OPA4345UA /2K5 Tape and Reel

NOTES: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site
at www.ti.com.
(2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500
pieces of “OPA344UA/2K5” will get a single 2500-piece Tape and Reel.

OPA344, 2344, 4344

4 OPA345, 2345, 4345
www.ti.com SBOS107A
TYPICAL PERFORMANCE CURVES
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.

OPEN-LOOP GAIN/PHASE vs FREQUENCY OPEN-LOOP GAIN/PHASE vs FREQUENCY

120 0 120 0

100 30 100 30
OPA344 OPA345
Phase Phase
80 60 80 60
Gain (dB)

Gain (dB)
Phase (°)

Phase (°)
60 90 60 90

40 120 40 120
Gain Gain
20 150 20 150

0 180 0 180
0.1 1 10 100 1k 10k 100k 1M 10M 0.1 1 10 100 1k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

POWER SUPPLY AND COMMON-MODE

REJECTION RATIO vs FREQUENCY MAXIMUM OUTPUT VOLTAGE vs FREQUENCY
100 6
+PSRR VS = +5.5V
VS = +5V

Maximum Output Voltage (VPP)

5
80
CMRR
Rejection Ratio (dB)

4
–PSRR
60
OPA344 OPA345
3
40 VS = +2.7V
2

20
1

10 0
10 100 1k 10k 100k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

VOLTAGE AND CURRENT NOISE

CHANNEL SEPARATION vs FREQUENCY SPECTRAL DENSITY vs FREQUENCY
140 10000 100
Channel Separation (dB)

Voltage Noise (nV/√Hz)

Current Noise (fA/√Hz)

120
IN
1000 10

100 VN
Dual and quad devices.
G = 1, all channels.
Quad measured channel 100 1
80 A to D or B to C—other
combinations yield improved
rejection.
60 10 0.1
100 1k 10k 100k 1M 1 10 100 1k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

OPA344, 2344, 4344

OPA345, 2345, 4345 5
SBOS107A www.ti.com
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.

TOTAL HARMONIC DISTORTION + NOISE OPEN-LOOP GAIN, COMMON-MODE REJECTION RATIO,

vs FREQUENCY AND POWER-SUPPLY REJECTION vs TEMPERATURE
1 140
AOL
OPA344: G = 1 120
OPA345: G = 5

AOL, CMRR, PSRR (dB)

100
0.1 CMRR
THD+N (%)

80
PSRR
60
0.010
40

20

0.001 0
20 100 1k 10k 20k –75 –50 –25 0 25 50 75 100 125
Frequency (Hz) Temperature (°C)

QUIESCENT CURRENT AND

INPUT BIAS CURRENT vs TEMPERATURE SHORT-CIRCUIT CURRENT vs TEMPERATURE
10000 200 40

175 35
1000 IQ

Short-Circuit Current (mA)

Quiescent Current (µA)

150 30
Input Bias Current (pA)

100 135 25
+ISC
100 20
–ISC
10 75 15

50 10
1
25 5

0.1 0 0
–75 –50 –25 0 25 50 75 100 125 –75 –50 –25 0 25 50 75 100 125
Temperature (°C) Temperature (°C)

INPUT BIAS CURRENT

SLEW RATE vs TEMPERATURE vs COMMON-MODE VOLTAGE
3.0 6

SR–
2.5 4
V– V+
Input Bias Current (pA)

OPA345 SR+ Supply Supply

Slew Rate (V/µs)

2.0 2

1.5 0

OPA344 SR–
1.0 –2
Input voltage ≤ –0.3V
SR+
can cause op amp output
0.5 –4
to lock up. See text.

0 –6
–75 –50 –25 0 25 50 75 100 125 –1 0 1 2 3 4 5 6
Temperature (°C) Common-Mode Voltage (V)

OPA344, 2344, 4344

6 OPA345, 2345, 4345
www.ti.com SBOS107A
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.

QUIESCENT CURRENT AND

SHORT-CIRCUIT CURRENT vs SUPPLY VOLTAGE OUTPUT VOLTAGE SWING vs OUTPUT CURRENT
160 20 V+
+ISC
(V+) – 1

Short-Circuit Current (mA)

Quiescent Current (µA)

155 15 –40°C 25°C 85°C

Output Voltage (V)

≈ ≈
(V+) – 2
–ISC
150 10
2
IQ
25°C 85°C
145 5 –40°C
1

140 0 0
2 3 4 5 6 0 5 10 15 20
Supply Voltage (V) Output Current (mA)

OFFSET VOLTAGE
OPEN-LOOP GAIN vs OUTPUT VOLTAGE SWING PRODUCTION DISTRIBUTION
140

RL = 100kΩ
130
Open-Loop Gain (dB)

Population
RL = 5kΩ
120

110

100
120 100 80 60 40 20 0
–1000

–800

–600

–400

–200

200

400

600

800

1000
Output Voltage Swing from Rail (mV)
Offset Voltage (µV)

OFFSET VOLTAGE DRIFT QUIESCENT CURRENT

PRODUCTION DISTRIBUTION PRODUCTION DISTRIBUTION
Population

Population
–10

–8

–6

–4

–2

10

100

115

130

145

160

175

190

205

220

235

250

Offset Voltage Drift (µV/°C) Quiescent Current (µA)

OPA344, 2344, 4344

OPA345, 2345, 4345 7
SBOS107A www.ti.com
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.

SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE

50 70
45 OPA344 OPA345
60

Small-Signal Overshoot (%)

Small-Signal Overshoot (%)

40 G = +5
35 50
G = +1 G = –5
30
G = +5 40
25
G = –1 30
20
G = –10, +10
15 20
10
G = –5 10
5
0 0
1 10 100 1k 10k 10 100 1k 10k
Load Capacitance (pF) Load Capacitance (pF)

LARGE-SIGNAL STEP RESPONSE: OPA344 LARGE-SIGNAL STEP RESPONSE: OPA345

G = +1, RL = 10kΩ, CL = 100pF G = +5, RL = 10kΩ, CL = 100pF

OPA344 1V/div OPA345

1V/div

5µs/div 5µs/div

SMALL-SIGNAL STEP RESPONSE: OPA344 SMALL-SIGNAL STEP RESPONSE: OPA345

G = +1, RL = 10kΩ, CL = 100pF G = +5, RL = 10kΩ, CL = 100pF

OPA344 OPA345
20mV/div

20mV/div

5µs/div 5µs/div

OPA344, 2344, 4344

8 OPA345, 2345, 4345
www.ti.com SBOS107A
APPLICATIONS INFORMATION OPERATING VOLTAGE
OPA344 and OPA345 series op amps are fully specified and
OPA344 series op amps are unity gain stable and can operate ensured from +2.7V to +5.5V. In addition, many specifica-
on a single supply, making them highly versatile and easy to tions apply from –40ºC to +85ºC. Parameters that vary
use. OPA345 series op amps are optimized for applications significantly with operating voltages or temperature are
requiring higher speeds with gains of 5 or greater. shown in the Typical Performance Curves.
Rail-to-rail input and output swing significantly increases
dynamic range, especially in low supply applications. Figure RAIL-TO-RAIL INPUT
1 shows the input and output waveforms for the OPA344 in The input common-mode voltage range of the OPA344 and
unity-gain configuration. Operation is from VS = +5V with OPA345 series extends 300mV beyond the supply rails.
a 10kΩ load connected to VS/2. The input is a 5Vp-p This is achieved with a complementary input stage—an N-
sinusoid. Output voltage is approximately 4.997Vp-p. channel input differential pair in parallel with a P-channel
Power supply pins should be bypassed with 0.01µF ceramic differential pair (see Figure 2). The N-channel pair is active
capacitors. for input voltages close to the positive rail, typically (V+) –
1.3V to 300mV above the positive supply, while the P-
channel pair is on for inputs from 300mV below the negative
G = +1, VS = +5V
supply to approximately (V+) –1.3V. There is a small
Input
transition region, typically (V+) – 1.5V to (V+) – 1.1V, in
5V
which both pairs are on. This 400mV transition region can
vary 300mV with process variation. Thus, the transition
region (both stages on) can range from (V+) – 1.8V to (V+)
1V/div

– 1.4V on the low end, up to (V+) – 1.2V to (V+) – 0.8V on

the high end. Within the 400mV transition region PSRR,
CMRR, offset voltage, offset drift, and THD may be de-
graded compared to operation outside this region. For more
0V
information on designing with rail-to-rail input op amps, see
Output (inverted on scope)
Figure 3 “Design Optimization with Rail-to-Rail Input Op
5µs/div Amps.”

FIGURE 1. Rail-to-Rail Input and Output.

V+

Reference
Current

VIN+ VIN–

VBIAS1 Class AB
Control VO
Circuitry
VBIAS2

V–
(Ground)

FIGURE 2. Simplified Schematic.

OPA344, 2344, 4344

OPA345, 2345, 4345 9
SBOS107A www.ti.com
 DESIGN OPTIMIZATION WITH RAIL-TO-RAIL INPUT OP AMPS
Rail-to-rail op amps can be used in virtually any op amp With a unity-gain buffer, for example, signals will traverse
configuration. To achieve optimum performance, how- this transition at approximately 1.3V below V+ supply
ever, applications using these special double-input-stage and may exhibit a small discontinuity at this point.
op amps may benefit from consideration of their special The common-mode voltage of the non-inverting ampli-
behavior. fier is equal to the input voltage. If the input signal always
In many applications, operation remains within the com- remains less than the transition voltage, no discontinuity
mon-mode range of only one differential input pair. will be created. The closed-loop gain of this configura-
However some applications exercise the amplifier through tion can still produce a rail-to-rail output.
the transition region of both differential input stages. Inverting amplifiers have a constant common-mode volt-
Although the two input stages are laser trimmed for age equal to VB. If this bias voltage is constant, no
excellent matching, a small discontinuity may occur in discontinuity will be created. The bias voltage can gener-
this transition. Careful selection of the circuit configura- ally be chosen to avoid the transition region.
tion, signal levels and biasing can often avoid this transi-
tion region.
G = 1 Buffer Non-Inverting Gain Inverting Amplifier

V+ V+ V+
VB VIN

VO VO VO
VIN VIN

VB

VCM = VIN = VO VCM = VIN VCM = VB

FIGURE 3. Design Optimization with Rail-to-Rail Input Op Amps.

COMMON-MODE REJECTION between V+ and ground. For light resistive loads (> 50kΩ),
The CMRR for the OPA344 and OPA345 is specified in the output voltage can typically swing to within 1mV from
several ways so the best match for a given application may supply rail. With moderate resistive loads (2kΩ to 50kΩ),
be used. First, the CMRR of the device in the common-mode the output can swing to within a few tens of millivolts from
range below the transition region (VCM < (V+) – 1.8V) is the supply rails while maintaining high open-loop gain. See
given. This specification is the best indicator of the capabil- the typical performance curve “Output Voltage Swing vs
ity of the device when the application requires use of one of Output Current.”
the differential input pairs. Second, the CMRR at VS = 5.5V
over the entire common-mode range is specified. Third, the
CMRR at VS = 2.7V over the entire common-mode range is
provided. These last two values include the variations seen V+
through the transition region.
IOVERLOAD
10mA max
OPA344 VOUT
INPUT VOLTAGE BEYOND THE RAILS VIN
If the input voltage can go more than 0.3V below the 1kΩ
negative power supply rail (single-supply ground), special
precautions are required. If the input voltage goes suffi- IN5818
ciently negative, the op amp output may lock up in an
Schottky diode is required only
inoperative state. A Schottky diode clamp circuit will pre- if input voltage can go more
vent this—see Figure 4. The series resistor prevents exces- than 0.3V below ground.
sive current (greater than 10mA) in the Schottky diode and
in the internal ESD protection diode, if the input voltage can FIGURE 4. Input Current Protection for Voltages Exceed-
exceed the positive supply voltage. If the signal source is ing the Supply Voltage.
limited to less than 10mA, the input resistor is not required.

CAPACITIVE LOAD AND STABILITY

RAIL-TO-RAIL OUTPUT
The OPA344 in a unity-gain configuration and the OPA345
A class AB output stage with common-source transistors is
in gains greater than 5 can directly drive up to 250pF pure
used to achieve rail-to-rail output. This output stage is
capacitive load. Increasing the gain enhances the amplifier’s
capable of driving 600Ω loads connected to any potential
ability to drive greater capacitive loads. See the typical

OPA344, 2344, 4344

10 OPA345, 2345, 4345
www.ti.com SBOS107A
performance curve “Small-Signal Overshoot vs Capacitive DRIVING A/D CONVERTERS
Load.” In unity-gain configurations, capacitive load drive The OPA344 and OPA345 series op amps are optimized for
can be improved by inserting a small (10Ω to 20Ω) resistor, driving medium-speed sampling A/D converters. The
RS, in series with the output, as shown in Figure 5. This OPA344 and OPA345 op amps buffer the A/D’s input
significantly reduces ringing while maintaining dc perfor- capacitance and resulting charge injection while providing
mance for purely capacitive loads. However, if there is a signal gain.
resistive load in parallel with the capacitive load, a voltage
Figures 6 shows the OPA344 in a basic noninverting con-
divider is created, introducing a dc error at the output and
figuration driving the ADS7822. The ADS7822 is a 12-bit,
slightly reducing the output swing. The error introduced is
micro-power sampling converter in the MSOP-8 package.
proportional to the ratio RS/RL, and is generally negligible. When used with the low-power, miniature packages of the
OPA344, the combination is ideal for space-limited, low-
power applications. In this configuration, an RC network at
V+ the A/D’s input can be used to filter charge injection.

RS
Figure 7 shows the OPA2344 driving an ADS7822 in a
OPA344 VOUT speech bandpass filtered data acquisition system. This small,
VIN 10Ω to low-cost solution provides the necessary amplification and
RL CL
20Ω signal conditioning to interface directly with an electret
microphone. This circuit will operate with VS = +2.7V to
+5V with less than 500µA quiescent current.

FIGURE 5. Series Resistor in Unity-Gain Configuration

Improves Capacitive Load Drive.

+5V

0.1µF 0.1µF

8 V+ 1 VREF
7
DCLOCK
500Ω +In ADS7822 6 Serial
OPA344 DOUT
2 12-Bit A/D Interface
VIN 5
–In CS/SHDN
3300pF 3
GND 4
VIN = 0V to 5V for
0V to 5V output.
NOTE: A/D Input = 0 to VREF
RC network filters high frequency noise.

FIGURE 6. OPA344 in Noninverting Configuration Driving ADS7822.

V+ = +2.7V to 5V
Passband 300Hz to 3kHz

R9
510kΩ
R1 R2 R4
1.5kΩ 1MΩ 20kΩ
C3
C1 33pF
1000pF R7 R8
51kΩ 150kΩ VREF 1 8 V+
1/2
OPA2344 7 DCLOCK
Electret R3 1/2 +IN ADS7822 6 DOUT Serial
Microphone(1) 1MΩ R6 OPA2344 2 12-Bit A/D Interface
C2 1000pF –IN 5 CS/SHDN
100kΩ
3
4
NOTE: (1) Electret microphone R5 G = 100
powered by R1. GND
20kΩ

FIGURE 7. Speech Bandpass Filtered Data Acquisition System.

OPA344, 2344, 4344

OPA345, 2345, 4345 11
SBOS107A www.ti.com
 PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

OPA2344EA/250 ACTIVE VSSOP DGK 8 250 RoHS & Green Call TI | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C44 Samples

OPA2344EA/2K5 ACTIVE VSSOP DGK 8 2500 RoHS & Green Call TI | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 C44 Samples

OPA2344UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2344UA
OPA2344UA/2K5 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2344UA
OPA2344UA/2K5G4 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2344UA
OPA2345EA/250 ACTIVE VSSOP DGK 8 250 RoHS & Green Call TI | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 B45 Samples

OPA2345UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2345UA
OPA2345UA/2K5 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2345UA
OPA344NA/250 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 B44 Samples

OPA344NA/250G4 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 B44 Samples

OPA344NA/3K ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 B44 Samples

OPA344NA/3KG4 ACTIVE SOT-23 DBV 5 3000 TBD Call TI Call TI -40 to 85 Samples

OPA344PA ACTIVE PDIP P 8 50 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 OPA344PA Samples

OPA344UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
344UA
OPA344UA/2K5 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
344UA
OPA344UAG4 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
344UA
OPA345NA/250 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 A45 Samples

OPA345NA/3K ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 A45 Samples

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

OPA345UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
345UA
OPA4344EA/250 ACTIVE TSSOP PW 14 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 OPA Samples
4344EA
OPA4344EA/2K5 ACTIVE TSSOP PW 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 OPA Samples
4344EA
OPA4344UA ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA4344UA Samples

OPA4344UA/2K5 ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA4344UA Samples

OPA4344UAG4 ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA4344UA Samples

OPA4345UA ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA4345UA Samples

OPA4345UAG4 ACTIVE SOIC D 14 50 TBD Call TI Call TI -40 to 85 Samples

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 2
 PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 3
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
OPA2344UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA2345UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA344NA/250 SOT-23 DBV 5 250 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
OPA344NA/3K SOT-23 DBV 5 3000 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
OPA344UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA345NA/250 SOT-23 DBV 5 250 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
OPA345NA/3K SOT-23 DBV 5 3000 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
OPA4344EA/250 TSSOP PW 14 250 180.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
OPA4344EA/2K5 TSSOP PW 14 2500 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
OPA4344UA/2K5 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
OPA2344UA/2K5 SOIC D 8 2500 356.0 356.0 35.0
OPA2345UA/2K5 SOIC D 8 2500 356.0 356.0 35.0
OPA344NA/250 SOT-23 DBV 5 250 180.0 180.0 18.0
OPA344NA/3K SOT-23 DBV 5 3000 180.0 180.0 18.0
OPA344UA/2K5 SOIC D 8 2500 356.0 356.0 35.0
OPA345NA/250 SOT-23 DBV 5 250 180.0 180.0 18.0
OPA345NA/3K SOT-23 DBV 5 3000 180.0 180.0 18.0
OPA4344EA/250 TSSOP PW 14 250 210.0 185.0 35.0
OPA4344EA/2K5 TSSOP PW 14 2500 356.0 356.0 35.0
OPA4344UA/2K5 SOIC D 14 2500 356.0 356.0 35.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
OPA2344UA D SOIC 8 75 506.6 8 3940 4.32
OPA2345UA D SOIC 8 75 506.6 8 3940 4.32
OPA344PA P PDIP 8 50 506 13.97 11230 4.32
OPA344UA D SOIC 8 75 506.6 8 3940 4.32
OPA344UAG4 D SOIC 8 75 506.6 8 3940 4.32
OPA345UA D SOIC 8 75 506.6 8 3940 4.32
OPA4344UA D SOIC 14 50 506.6 8 3940 4.32
OPA4344UAG4 D SOIC 14 50 506.6 8 3940 4.32
OPA4345UA D SOIC 14 50 506.6 8 3940 4.32
OPA4345UAG4 D SOIC 14 50 506.6 8 3940 4.32

Pack Materials-Page 3
 PACKAGE OUTLINE
DBV0005A SCALE 4.000
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

C
3.0
2.6 0.1 C
1.75 1.45
B A
1.45 0.90
PIN 1
INDEX AREA

1 5

2X 0.95
3.05
2.75
1.9 1.9
2

4
3
0.5
5X
0.3
0.15
0.2 C A B (1.1) TYP
0.00

0.25
GAGE PLANE 0.22
TYP
0.08

8
TYP 0.6
0 TYP SEATING PLANE
0.3

4214839/F 06/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.

www.ti.com
 EXAMPLE BOARD LAYOUT
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
(1.9)
2
2X (0.95)

3 4

(R0.05) TYP (2.6)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK

EXPOSED METAL EXPOSED METAL

0.07 MAX 0.07 MIN

ARROUND ARROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
(PREFERRED)

SOLDER MASK DETAILS

4214839/F 06/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
2 (1.9)
2X(0.95)

3 4

(R0.05) TYP
(2.6)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/F 06/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.

www.ti.com
 PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1

.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]

4X (0 -15 )

4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4

.005-.010 TYP
[0.13-0.25]

4X (0 -15 )

SEE DETAIL A
.010
[0.25]

.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]

4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

www.ti.com
 EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8

8X (.024)
[0.6] SYMM

(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X

SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK

EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED

SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

8X (.061 )
[1.55] SYMM

1
8

8X (.024)
[0.6] SYMM

(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]

SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated