SDH Fundamentals
SDH Fundamentals
Expect
Excellence 1
2 Excellence
The Fundamentals of SDH
SDH Multiplexing
SDH multiplexing combines low-speed digital signals such as 2, 34, and 140 Mbit/s signals with required
overhead to form a frame called Synchronous Transport Module at level one (STM-1). Figure 1 shows the STM-1 frame,
which is created by 9 segments of 270 bytes each. The first 9 bytes of each segment carry overhead information; the
remaining 261 bytes carry payload. When visualized as a block, the STM-1 frame appears as 9 rows by 270 columns of
bytes. The STM-1 frame is transmitted row #1 first, with the most significant bit (MSB) of each byte transmitted first.
In order for SDH to easily integrate existing digital services into its hierarchy, it operates at the basic rate of 8 kHz,
or 125 microseconds per frame, so the frame rate is 8,000 frames per second. The frame capacity of a signal is the number
of bits contained within a single frame. Figure 1 shows:
frame capacity = 270 bytes/row x 9 rows/frame x 8 bits/byte = 19,440 bits/frame
1 2 3 4 5 6 7 8 9
Overhead Payload
Figure 1 1 2 3 4 5 6 7 8 9
The STM-1 Frame
Overhead Payload
1
2
3
4
5
6
7
8
9 125 µs
270 Bytes
TTC
Expect
Excellence 3
STM-1
B B A D C B A D C B A ...
4:1
STM-4
STM-1
C Figure 2
Multiplexing STM-1s
STM-1
D
A1 A1 A1 A2 A2 A2 C1 J1
Regenerator
Section B1 E1 F1 B3
Overhead
D1 D2 D3 C2
H1 Y Y H2 1 1 H3 H3 H3 G1
Path
B2 B2 B2 K1 K2 Overhead F2
Multiplexer D4 D5 D6 H4
Section
Overhead D7 D8 D9 Z3
D10 D11 D12 Z4
S1 S1 S1 M1 M1 M1 E2 Z5
9 Bytes 261 Bytes
4 Excellence
The Fundamentals of SDH
STM-N
SDH Performance sender when a bit error is detected in the framed 2 Mbit/s
PDH signal. SDH uses the same algorithm, using a layered
Monitoring approach. If a MSTE receives some number of multi-
plexer section BIP errors, it transmits the same number
Each layer in the SDH signal provides alarm and of multiplexer section Far End Block Errors (FEBEs)
error monitoring capabilities between various terminat- back to the originator. PTEs use the same approach in the
ing points in the network. Similar to 2 Mbit/s signals, path layer of overhead.
parity is calculated and stored in the transmitted signal.
The parity is recalculated by the receiver and verified Like 2, 34, and 140 Mbit/s PDH signals, the SDH
against the stored value to determine if an error occurred signal also contains Alarm Indication Signals (AISs) and
during transmission. Every layer in the SDH signal has its Remote Alarms, except that a SDH Remote Alarm is
own Bit Interleaved Parity (BIP) calculation. The sidebar called Remote Defect Indication (RDI), and is layered
below shows how BIP checks are performed in SDH. like all of the other SDH results. The term RDI replaces
the former names FERF (Far End Receive Failure) and
If CRC framing is used at the 2 Mbit/s level, a RAI (Remote Alarm Indication) from previous versions
Remote End Block Error (REBE) may be returned to the of the SDH specification.
Bytes in
Transmitted Signal = 01100100
10000110
. . . . . .
10100110
BIP Calculation = 01000100
Each layer calculates the BIP for all information in its domain. For example, the entire SDH signal is formed
when the RSTE sees it, so the regenerator section BIP is calculated over the entire signal, including all RSOH, MSOH,
VC-4 POH, and payload of the previous STM-N frame. The result is then placed in the B1 byte for a STM-1. Multiplexer
section BIPs are calculated over the previous STM-1 frame, minus the RSOH, and placed in the B2 bytes. Path BIPs
are calculated over the previous frame, minus RSOH and MSOH, and are found in the B3 byte of every STM-1.
TTC
Expect
6 Excellence
The Fundamentals of SDH
SDH Timing the pointer is adjusted to indicate where the real POH
starts, the receiving end can effectively recover the pay-
Compensation load (i.e., ignore the dummy bytes). When justified bytes
are used, they are always in the same location, regardless
The SDH signal was designed to be timing-toler- of where the POH starts. H3 bytes are called negative
ant to support plesiochronously timed, lower-rate signals justification bytes and carry real payload data for one
and slight timing differences between synchronously timed frame during a pointer decrement. The three bytes
NEs. Two mechanisms allow for robust timing compen- following the last H3 byte in the VC-4 are called positive
sation: variable bit justification of the lower-rate signal, justification bytes and carry three dummy bytes of
and a technique called pointer adjustments between information for one frame during a pointer increment.
synchronous elements in the SDH network.
If there is no timing difference between two
Pointer adjustments allow the VC-4 to float with nodes, the incoming STM-1 payload bit rate is identical to
respect to the SDH frame. This means that a single VC-4 the transmitting source that drives the outgoing STM-1
payload frame typically crosses the STM-1 frame bound- frame rate, so no pointer adjustments are needed.
ary, as Figure 6 shows. The pointer is contained in the Figure 7 shows a SDH node that has an incoming
H1 and H2 bytes of the MSOH, and it is a count of the frequency f1 and an outgoing frequency f2. If f1 is less
number of bytes the VC-4 POH J1 byte is away from the H3 than f2, there is a constant lack of payload data to place
bytes, not including the section overhead bytes. A valid into the outgoing SDH signal. To compensate, three
VC-4 pointer can range from 0 to 782. dummy bytes are placed into the positive stuff bytes and
the data is moved to the right by three bytes, so the VC-4
When timing differences exist, dummy bytes can pointer is incremented by one (Figure 8). On the other
be inserted into the VC-4 without affecting the data. Since hand, if f1 is greater than f2 (as shown in Figure 9), then
STM-1
VC-4
J1
Figure 6
Pointer Bytes 9
Rows
Designating the
Frame N
Start of the VC-4
Path Overhead VC-4
POH
125 µs
Frame N + 1
9
Rows
250 µs
TTC
Expect
f2 f1
Excellence 7
SDH Node
(MSTE) Figure 7
Node with Slower
three extra VC-4 payload bytes are stored into the negative in the MSOH. Also, path pointer adjustments are not
stuff bytes, H3, in the MSOH for one frame, while all the performed by PTE (where the payload data enters the
payload data is moved to the left by three bytes and the SDH network) even though there are potential timing
pointer is decreased by one (Figure 10). differences at these locations as well. The timing differ-
ences at PTEs are due to plesiochronously-timed tribu-
The only equipment that can perform path pointer tary signals and are corrected by traditional bit justifica-
adjustments is MSTE, since the pointer value is contained tion techniques.
STM-1 Frame
0 µs
Pointer Value
(P)
Figure 8
Start of STM-1 VC-4 Incrementing the
Frame N Pointer Value
125 µs
P
Positive Stuff Bytes
(Dummy Bytes)
Frame N + 1 Figure 9
Node with
Faster
Incoming
250 µs
Data Rate
PNEW = P + 1
Frame N + 2 f2 f1
SDH Node
(MSTE)
f1 < f2
375 µs
STM-1 Frame
0 µs
Pointer Value
(P)
Figure 10
Decrementing the
125 µs
Pointer Value
P
Negative Stuff Bytes (Data)
Frame N + 1
250 µs
PNEW = P - 1
Frame N + 2
375 µs
TTC
Expect
8 Excellence
The Fundamentals of SDH
In SDH terms, multiplexing of non-SDH signals Multiplexing a 140 Mbit/s PDH signal into a STM-
means adapting these signals to the structure and timing 1 signal requires a number of steps. The first step is
of an STM-1 signal, enabling these non-SDH signals to be increasing the frequency of the 140 Mbit/s signal to the
transported inside the SDH network. The first step in the value of 149.76 Mbit/s, by using variable bit justification.
multiplexing of a non-SDH signal is mapping. Mapping The resulting structure is called a container at level four
of a non-SDH signal means increasing the frequency of the (C-4). Next, add nine overhead bytes to the C-4; this
non-SDH signal to a pre-determined frequency and add- overhead is called path overhead (POH). These nine
ing overhead for each one of the non-SDH signals. bytes are: J1, B3, C2, G1, F2, H4, Z4, and Z5, and the
resulting structure is called a virtual container at level
The SDH multiplexing that defines 140 Mbit/s four (VC-4). See Appendix A for a description of each
transport is asynchronous 140 Mbit/s. It is the least of these nine bytes. The second step is the addition of a
flexible SDH multiplexing mode, because 140 Mbit/s is VC-4 pointer. The resulting structure is called an admin-
the lowest level that can be cross-connected without istrative unit at level four (AU-4). Finally, MSOH and
incurring the delay and hardware cost of demultiplexing RSOH are added to the AU-4 to create the STM-1 signal.
the entire SDH signal. Even though this multiplexing is See Appendix A for a description of each of these
less flexible than multiplexing 2 Mbit/s signals straight section overhead bytes. Figure 11 shows how a
into SDH, it is the most important one because this level 140 Mbit/s signal is accommodated into an STM-1 signal.
261 Bytes
AU-4
1 Byte 13 Bytes
SOH
J1 VC-4
B3
AU-4 PTR
C2
9
G1
F2 Container-4
SOH
H4
Z3
Z4
Z5
STM-1 20 Blocks of 13 Bytes
VC-4
POH
Figure 11
Multiplexing a
140 Mbit/s
Signal into a
STM-1 Stream
TTC
Expect
Excellence 9
261 Bytes
J1
Fixed Justification
Fixed Justification
C2
86 columns Three 34 Mbit/s
AU-4 PTR G1
H1
Signals into a
9 F2 TUG-3= TU-3
H4 H2
STM-1 Stream
SOH Z3 H3
Fixed Justification 85 columns
Z4
J1
Z5 VC-3
B3
C2
X3
STM-1 G1
F2 Container-3
H4
Z3
Z4
Z5
VC-3 POH
10 Excellence
The Fundamentals of SDH
261 Bytes
J1
SOH B3
Fixed Justification
Fixed Justification
C2
AU-4 PTR G1
9 F2
H4 86 columns
SOH Z3
TUG-2 1 TUG-2 7
Z4
TU-12 TUG-3
Z5 N PTRs (7 x TUG-2)
P
Fixed Justification
I
STM-1 POH
POH
X3
VC-12
Figure 13
Multiplexing Sixty-Three 2 Mbit/s Signals
into a STM-1 Stream
3 VC-12s
Asynchronous Mapping
Asynchronous mapping means that the 2 Mbit/s signals are not synchronized to the SDH signal.
Asynchronous mapping imposes no signal structure requirements, so 2 Mbit/s signals using this mapping do not
need to be framed. This type of mapping allows an easy interface with existing PDH systems, because as in the case
of 140 and 34 Mbit/s mappings, variable bit justification occurs as part of this type of 2 Mbit/s mapping, but direct
access to 64 kbit/s timeslots is not possible.
VC-11 C-11
Management
One important benefit of SDH when compared to from it and control its operation. The ITU Telecommu-
PDH is that SDH networks will operate together with a nication Standardization Sector (ITU-T) Recommenda-
centralized, standardized control and maintenance sys- tion M.3010 provides the general principles of a TMN.
tem. The progressive incorporation of synchronous ITU-T Recommendation G.784 applies the principles of
electronic cross-connect systems (SDXS) into the net- the TMN to SDH-based transmission systems. Figure 15
work will allow the deployment of OAM&P capabilities shows the relationship between the SDH management
from centralized operations. This means that one central- network and a TMN. Information between the SDH Figure 15
ized telecommunications management network (TMN) Management Network (SMN) and the TMN is transferred Relationship
can be used for operation and maintenance of SDH NEs through Q-interfaces. The SMN can be accessed by the Between TMN and
from different vendors. The TMN interfaces with a net- TMN at Gateway Network Elements (GNE). SMN in a SDH
work at several different points to receive information Network
MD MD OS
Workstation Workstation
GNE NE NE NE NE NE
Workstation
NE NE NE
12 Excellence
The Fundamentals of SDH
The SMN itself consists of a number of SDH generate and detect both SDH and PDH alarms. Cable
Management Sub-Networks (SMSs). Communication simulation capabilities are essential for signal recovery
within the SMSs is carried on Embedded Control Channels testing. Stress testing is usually performed once compli-
(ECCs) that use the Data Communication Channels (DCCs). ance with ITU-T recommendations has been verified.
DCCs are the D1 thru D12 bytes of the section overhead in Figure 16 shows wrap-around testing of SDH NEs.
a SDH signal. Some of the activities that a SDH manage-
ment system addresses are security management, perfor-
mance monitoring, ECC management, configuration man- Timing Analysis
agement, and fault and maintenance management. SDH
not only provides channels for management communica- Proper timing must also be verified in SDH/PDH
tions within the signal structure, but it also provides networks. For this purpose, the capability to generate
standard protocols for network management. both SDH and PDH signals with frequencies beyond ITU-
T recommended nominal values is required. In particu-
lar, the capability to synchronize the test instrument to an
SDH/PDH Network external 2048 kHz clock source, and the ability to gener-
Testing Applications ate SDH signals with frequencies deviated from ITU-T
recommended nominal values are important to test pointer
This section describes some important tests for processors at NEs. Measurement of bit and frame slips at
combined SDH/PDH networks and equipment, and some the SDH and PDH levels should also be available to verify
essential capabilities required for testing these networks clock recovery and distribution circuits. In addition,
and elements. manipulation of pointer values should be available to
verify correct pointer values recognition at NEs. This
includes the capability to generate sequences of pointer
values to analyze tolerance to tributary jitter at access
Verification of SDH/PDH and demultiplexers. Capability to read and display S1 bytes in
SDH Network Equipment the section overhead of SDH signals is also necessary, so
that correct processing of SDH synchronization status
One important procedure to be carried out in messages can be verified. Figure 17 shows typical NEs
SDH/PDH networks is verifying that NEs (SMs, AMs, ADs, to be tested for correct synchronization.
SDXSs and ORs) comply with ITU-T recommendations.
Generation and reception of both PDH and SDH signals at
different levels are required for this application. The
capability to multiplex/demultiplex both SDH and PDH Figure 16
signals is also required for complete testing. Also needed Wrap-Around Testing
are the capability to insert and detect both SDH and PDH of SDH NEs
errors into the transmitted payload and overhead, and to
SDXS
. .
STM-1 . . STM-1
. .
. .
STM-1 . . STM-1
AM . .
VC-12s OR
STM-1 . . STM-1 STM-1 STM-1
. .
. .
2M
STM-1
STM-4 STM-4
Figure 17
STM-4
Synchronization
Testing of SDH NEs
1402S 1402S
34M
ITU-T recommends that SDH signals be
transported over optical fibers. One major type of 140M STM-1
test in SDH networks is verification of the optical 3 140M
14 Excellence
The Fundamentals of SDH
Appendix A
SDH Regenerator Section, Multiplexer Section,
and Path Overhead Layers
Many of the bytes in the tables of this appendix are undergoing further definition and/or
modification at time of publication.
A1-A2 Framing Bytes Provide framing alignment for STM-N signals. For an STM-1,
the pattern is A1A1A1A2A2A2, where A1 is 11110110 and A2 is
00101000.
B1* Regenerator Section Provides regenerator section error monitoring using a bit inter-
BIP-8 leaved parity 8 code (BIP-8) using even parity. It is calculated
Table 2 over all bytes of the previous STM-N frame.
SDH Regenerator
Section Overhead E1* Regenerator Section Provides a 64 kbit/s voice channel for communication between
Layer Orderwire two RSTEs.
F1* Regenerator Section Provides a 64 kbit/s channel reserved for user purposes, for
User Channel example, to establish a temporary data or voice connection
between RSTEs.
D1-D3* Regenerator Section Provides a 192 kbit/s Data Communication Channel (DCC)
Data Communication between two RSTEs, to allow for message-based administra-
Channel tion, monitoring and other communication needs.
H1-H2 Pointer Provides a byte offset value to indicate where the path
overhead begins within each VC-4. It is defined for all STM-1s
within an STM-N.
Y Filling Bytes These bytes are not currently used. They are fixed to the value
1001SS11, where S bits are unspecified. They are defined for
all STM-1s within an STM-N.
1 Filling Bytes These bytes are not currently used. They are fixed to the value
11111111. They are defined for all STM-1s within an STM-N.
H3 Pointer Action Three extra bytes are provided for negative byte justification
needed to perform a pointer decrement without losing any
data. They are defined for all STM-1s within an STM-N.
D4-D12* Multiplexer Section Provides a 576 kbit/s Data Communication Channel (DCC)
Data Communication between two MSTEs, to allow for message-based administra-
Channel tion, monitoring and other communication needs.
S1 Synchronization Bits 5-8 of these bytes are used to specify the level of
Status Bytes/Growth synchronization of the signal in which they are placed. Bits
1-4 are growth bits.
M1 Multiplexer Section These bytes are used to implement Multiplexer Section Far
FEBE/Growth End Block Error (MS-FEBE), a count of the number of BIP-
24xN errors. This is valid only for levels 1 and 4. Additional
bits are reserved for growth.
16 Excellence
The Fundamentals of SDH
B3 VC-4, VC-3 Provides VC-4, VC-3 path error monitoring using a BIP-8 with
Path BIP-8 even parity. It is calculated over all bytes of the previous VC-4/
VC-3.
Z3-Z5 Growth Bytes These three bytes are reserved for future needs. For example,
Z5 is allocated for specific management purposes, such as
Tandem Connection Maintenance (TCM).
V5 VC-12 Path Overhead Provides a method for communicating the far-end path status
back to the originating equipment. A BIP-2 code is imple-
mented to monitor for errors. VC-12 FEBE and VC-12 RDI,
are implemented here. A bit is also dedicated to indicate
failures.
Z6-Z7 Growth Bytes These two bytes are reserved for future needs. In particular,
Z6 is allocated for specific management purposes, such as
Tandem Connection Maintenance (TCM).
TTC
Expect
Excellence 17
18 Excellence
The Fundamentals of SDH
lexer
Multip ion
Sect
Layer
1
West
CPE AM/AD
2M
Regen
Sec
La
I-SDH TN - 5/95
TTC
INTERCEPTOR Expect
Excellence 19
of SDH
Technical Note
The Fundamentals of SDH
The Fundamentals
ayer East
Path L
lexer
Multip ion
Sec t CPE
Layer
2 4
3 AM/AD 2M
OR
SDXS
erator
Regen tion
Sec
Layer ent
is e s Equipm
er Prem stem
erator C ustom Multiplexer er ect Sy
Regen tion CPE =
Ac c e s s
mult ip lex
ross - C o n n
Sec AM = Access De us Digital C
erator Layer AD = n o
chro generator
2M = Syn e
tion SDXC = Optical R
yer OR