986 Lcdmmitx
986 Lcdmmitx
User Manual
986LCD-M/Flex
986LCD-M/ATXE 986LCD-M/ATXP
Copyright Notice:
No part of this document may be reproduced or transmitted in any form or by any means, electronically or
mechanically, for any purpose, without the express written permission of KONTRON Technology A/S.
Trademark Acknowledgement:
Brand and product names are trademarks or registered trademarks of their respective owners.
Disclaimer:
KONTRON Technology A/S reserves the right to make changes, without notice, to any product, including
circuits and/or software described or contained in this manual in order to improve design and/or
performance.
Specifications listed in this manual are subject to change without notice. KONTRON Technology assumes
no responsibility or liability for the use of the described product(s), conveys no license or title under any
patent, copyright, or mask work rights to these products, and makes no representations or warranties that
these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
Applications that are described in this manual are for illustration purposes only. KONTRON Technology A/S
makes no representation or warranty that such application will be suitable for the specified use without
further testing or modification.
As used herein:
1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into
body, or (b) support or sustain life and whose failure to perform, when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in significant injury to
the user.
2. A critical component is any component of a life support device or system whose failure to perform can be
reasonably expected to cause the failure of the life support device or system, or to affect its safety or
effectiveness.
If you have questions about installing or using your KONTRON Technology Product, check this User’s
Manual first – you will find answers to most questions here. To obtain support, please contact your local
Distributor or Field Application Engineer (FAE).
Table of contents:
1. INTRODUCTION .....................................................................................................................................7
4. CONNECTOR DEFINITIONS................................................................................................................21
6. SYSTEM RESSOURCES......................................................................................................................59
9. OS SETUP.............................................................................................................................................91
10. WARRANTY..........................................................................................................................................92
1. Introduction
All boards are to be used with the Intel® Core™Duo, Intel® Core™ 2 Duo, Intel® Core™Solo and Celeron®
M Processors. These belong to the Intel Yonah and Merom processor families.
Use of this manual implies a basic knowledge of PC-AT hard- and software. This manual is focused on
describing the 986LCD Board’s special features and is not intended to be a standard PC-AT textbook.
New users are recommended to study the short installation procedure stated in chapter 3 before switching-
on the power.
All configuration and setup of the CPU board is either done automatically or by the user in the CMOS setup
menus. Except for the CMOS Clear jumper, no jumper configuration is required.
2. Installation procedure
Warning: Do not use Power Supply without 3.3V monitoring watchdog, which is
standard feature in ATX Power Supplies.
! Running the board without 3.3V connected will damage the board after a few minutes.
2. Insert the DDR2 DIMM 240pin DRAM module(s). Important: If only one module is used then use Slot 0.
Be careful to push it in the slot(s) before locking the tabs. For a list of approved DDR2 DIMM modules
contact your Distributor or FAE (list under preparation).
DDR2-667 DIMM 240pin DRAM modules (PC5400) are supported.
3. Install the processor. The CPU is keyed and will only mount in the CPU socket in one way. Use the
handle to open/ close the CPU socket. Intel® Core™Duo, Intel® Core™ 2 Duo, Intel® Core™Solo and
Celeron® M Processors are supported, refer to supported processor overview for details.
4. Use heat paste or adhesive pads between CPU and cooler and connect the Fan electrically to the
FAN_CPU (J21) connector.
5. Insert all external cables for hard disk, keyboard etc. except for flat panel. A CRT monitor must be
connected in order to change CMOS settings to flat panel support. To achieve UDMA-66/100
performance on the IDE interface, 80poled UDMA cables must be used. When using bootable SATA disk,
then connect to SATA0 or SATA2 or select in BIOS “ATA/IDE Configuration” = Enhanced.
6. Connect power supply to the board by the ATX/ BTXPWR and 4-pin ATX connectors. For board to operate
connection of both the ATX/BTX and 4-pin ATX (12V) connectors are required.
8. The PWRBTN_IN must be toggled to start the Power supply; this is done by shorting pins 16
(PWRBTN_IN) and pin 18 (GND) on the FRONTPNL connector (see Connector description). A “normally
open” switch can be connected via the FRONTPNL connector.
9. Enter the BIOS setup by pressing the “DEL” key during boot up. Refer to the Software Manual (under
preparation) for details on BIOS setup.
Enter Advanced Menu / CPU Configuration / Intel SpeedStep Tech. and set this option to “Maximum
Performance”.
Note: To clear all CMOS settings, including Password protection, move the CMOS_CLR jumper (with or without
power) for approximately 1 minute. Alternatively turn off power and remove the battery for 1 minute, but be
careful to orientate the battery corretly when reinserted.
Warning: When mounting the board to chassis etc. please notice that the board
contains components on both sides of the PCB which can easily be damaged if board
! is handled without reasonable care. A damaged component can result in malfunction
or no function at all.
Users of 986LCD boards should take care when designing chassis interface connectors in order to fulfill the
EN60950 standard:
When an interface/connector has a VCC (or other power) pin, which is directly connected to a power
plane like the VCC plane:
To protect the external power lines of peripheral devices the customer has to take care about:
• That the wires have the right diameter to withstand the maximum available power.
• That the enclosure of the peripheral device fulfils the fire protecting requirements of IEC/EN 60950.
CAUTION! VORSICHT!
VARNING VAROITUS
3. System specification
Environmental Operating:
Conditions 0°C – 60°C operating temperature (forced cooling). It is the customer’s responsibility
to provide sufficient airflow around each of the components to keep them within
allowed temperature range.
10% - 90% relative humidity (non-condensing)
Storage:
-20°C – 70°C
5% - 95% relative humidity (non-condensing)
Safety:
UL 60950-1:2003, First Edition
CSA C22.2 No. 60950-1-03 1st Ed. April 1, 2003
Product Category: Information Technology Equipment Including Electrical Business
Equipment
Product Category CCN: NWGQ2, NWGQ8
File number: E194252 (986LCD-M/ATXP approval pending)
Theoretical MTBF:
160.000/91.000 hours @ 40/60ºCCalculation based on Telcordia SR-332 method.
Capacitor utilization:
No Tantal capacitors used.
Only Japanese brand Aluminium capacitors rated for 100ºC is used.
Battery Exchangeable 3.0V Lithium battery for onboard Real Time Clock and CMOS RAM.
Manufacturer Toshiba / Part-number CR2032.
Expected minimum 5 years retention varies depending on temperature, actual
application on/off rate and variation within chipset and other components.
The 986LCD-M/mITX, /Flex, /ATXP and /ATXE are designed to support the PGA (478 pins) processors:
Intel® Core™ 2 Duo Mobile Processor, Merom 65 nm process, FSB 667MHz with 4 MB L2 cache
Intel® Core™ Duo Processor, Yonah 65 nm process, FSB 667MHz with 2 MB L2 cache
Intel® Core™ Solo Processor, Yonah 65 nm process, FSB 667MHz with 2 MB L2 cache
Celeron® M Processor, Yonah 65 nm process, FSB 533MHz with 1 MB L2 cache
The installed DDR2 SDRAM should support the Serial Presence Detect (SPD) data structure. This allows
the BIOS to read and configure the memory controller for optimal performance. If non-SPD memory is used,
the BIOS will attempt to configure the memory settings, but performance and reliability may be impacted.
(continues)
In order to ensure safe operation of the board, the ATX power supply must monitor the supply voltage and
shut down if the supplies are out of range – refer to the hardware manual for actual power specification.
The 986LCD-M board is powered through the ATX connector and the additional 12V separate supply for
CPU as specified in the ATX specification; besides this the power supplied to the board must be within the
ATX specification.
Test results:
986LCD-M/mITX with Core Duo (T2500) & 1GB DDR2 Ram test results:
4. Connector Definitions
The following sections provide pin definitions and detailed description of all on-board connectors.
.
The connector definitions follow the following notation:
Column Description
name
Pin Shows the pin-numbers in the connector. The graphical layout of the connector definition
tables is made similar to the physical connectors.
Signal The mnemonic name of the signal at the current pin. The notation “XX#” states that the signal
“XX” is active low.
Type AI : Analog Input.
AO : Analog Output.
I: Input, TTL compatible if nothing else stated.
IO : Input / Output. TTL compatible if nothing else stated.
IOT : Bi-directional tristate IO pin.
IS : Schmitt-trigger input, TTL compatible.
IOC : Input / open-collector Output, TTL compatible.
NC : Pin not connected.
O: Output, TTL compatible.
OC : Output, open-collector or open-drain, TTL compatible.
OT : Output with tri-state capability, TTL compatible.
LVDS: Low Voltage Differential Signal.
PWR : Power supply or ground reference pins.
Ioh: Typical current in mA flowing out of an output pin through a grounded load, while the
output voltage is > 2.4 V DC (if nothing else stated).
Iol: Typical current in mA flowing into an output pin from a VCC connected load, while the
output voltage is < 0.4 V DC (if nothing else stated).
Pull U/D On-board pull-up or pull-down resistors on input pins or open-collector output pins.
Note Special remarks concerning the signal.
The abbreviation TBD is used for specifications which are not available yet or which are not sufficiently
specified by the component vendors.
4.1.1 986LCD-M/mITX
ATX+12V
FRONTPNL
IDE_P
AUDIO_HEAD
Clr-CMOS
COM3
COM4
COM2
FAN_SYS
PRINTER
KBDMSE
CDROM
USB6_7
TV-OUT
ETHER2 (Not available)
IEEE1394_0
USB5 ETHER3
COM1
CRT USB4
986LCD-M/mITX BGA
Same connectors available as on the standard 986LCD-M/mITX, except that CPU socket is replaced with
BGA version of CPU. (Passive cooler included).
4.1.2 986LCD-M/Flex
IDE_P
USB6_7 ATX+12V FAN_System PCIe x16 / SDVO
FEATURE
SPI
TPM
PCI Slot 2
FAN_CPU
COM2
COM4
COM3
DDR2 SLOT 0
IEEE1394_1
DDR2 SLOT 1 (Not mounted)
KBDMSE AUDIO_HEAD
ETHER2 CDROM
USB2 ETHER3 Audio in
MSE USB0
KBD AUDIO STACK
COM1
CRT
IEEE1394_0
USB5 TV-OUT
ETHER1 is not available (Not available)
USB4
on this board
4.1.3 986LCD-M/ATXP
COM2
COM4
COM3
IEEE1394
DDR2 SLOT 0
AUDIO HEADER
ETHER1
KBDMSE MSE USB2
KBD TV-OUT
COM1 USB0 CDROM (Not available)
CRT Audio in
ETHER2
IEEE1394_0
ETHER3
USB5
USB4
AUDIO STACK
4.1.4 986LCD-M/ATXE
FAN_CPU PCIe x4
(in x16 socket)
COM2
COM4
COM3
IEEE1394
DDR2 SLOT 0
AUDIO HEADER
ETHER1
KBDMSE MSE USB2
KBD TV-OUT
COM1 USB0 CDROM (Not available)
CRT Audio in
ETHER2
IEEE1394_0
ETHER3
USB5
USB4 ETHER1 is not available
AUDIO STACK on this board
The 986LCD-M boards are designed to be supplied from a standard ATX or BTX power supply.
Note 1: Use of the 4-pin ATX+12V Power Connector is required for operation of the 986LCD-M boards.
See chapter “Power Consumption” regarding input tolerances on 3.3V, 5V, SB5V, +12 and -12V (also refer
to ATX specification).
Signal Description
P_OK P_OK is a power good signal and should be asserted high by the power supply to indicate
that the +5VDC and +3.3VDC outputs are above the undervoltage thresholds of the power
supply. When this signal is asserted high, there should be sufficient energy stored by the
converter to guarantee continuous power operation within specification. Conversely, when
the output voltages fall below the undervoltage threshold, or when mains power has been
removed for a time sufficiently long so that power supply operation is no longer guaranteed,
P_OK should be de-asserted to a low state. The recommended electrical and timing
characteristics of the P_OK (PWR_OK) signal are provided in the ATX12V Power
SupplyDesign Guide.
It is strongly recommended to use an ATX or BTX supply with the 986LCD-M boards, in order
to implement the supervision of the 5V and 3V3 supplies. These supplies are not supervised
onboard the 986LCD-M boards.
PS_ON# Active low open drain signal from the board to the power supply to turn on the power supply
outputs. Signal must be pulled high by the power supply.
The PS/2 mouse and keyboard is supplied from 5V_STB when in standby mode in order to enable keyboard
or mouse activity to bring the system out from power saving states. The supply is provided through a 1.1A
resetable fuse.
4.3.1 Stacked MINI-DIN keyboard and mouse Connector (MSE & KBD)
Signal Description – Keyboard & and mouse Connector (MSE & KBD), see below.
Pull
PIN
Signal Type Ioh/Iol U/D Note
1 KBDCLK IOC TBD 4K7
2 KBDDAT IOC TBD 4K7
3 MSCLK IOC TBD 4K7
4 MSDAT IOC TBD 4K7
5 5V/SB5V PWR - -
6 GND PWR - -
Signal Description
MSCLK Bi-directional clock signal used to strobe data/commands from/to the PS/2 mouse.
MSDAT Bi-directional serial data line used to transfer data from or commands to the PS/2 mouse.
KDBCLK Bi-directional clock signal used to strobe data/commands from/to the PC-AT keyboard.
KBDDAT Bi-directional serial data line used to transfer data from or commands to the PC-AT keyboard.
6 ANA-GND PWR - -
/75R * A0 RED 1 11 NC - - -
7 ANA-GND PWR - -
/75R * A0 GREEN 2 12 DDCDAT IO TBD 2K2
8 ANA-GND PWR - -
/75R * A0 BLUE 3 13 HSYNC O TBD
9 5V PWR - - 1
- - - NC 4 14 VSYNC O TBD
10 DIG-GND PWR - -
- - PWR DIG-GND 5 15 DDCCLK IO TBD 2K2
Note 1: The 5V supply in the CRT connector is fused by a 1.1A reset-able fuse.
Signal Description
HSYNC CRT horizontal synchronization output.
VSYNC CRT vertical synchronization output.
DDCCLK Display Data Channel Clock. Used as clock signal to/from monitors with DDC interface.
DDCDAT Display Data Channel Data. Used as data signal to/from monitors with DDC interface.
RED Analog output carrying the red color signal to the CRT. For 75 Ohm cable impedance.
GREEN Analog output carrying the green color signal to the CRT. For 75 Ohm cable impedance.
BLUE Analog output carrying the blue color signal to the CRT. For 75 Ohm cable impedance.
DIG-GND Ground reference for HSYNC and VSYNC.
ANA-GND Ground reference for RED, GREEN, and BLUE.
Optionally the 986LCD-M board include TV-Out connector with support for Component, S-Video and
Composite Output interfaces and NTSC/ PAL output format.
The Intel® 945GM chipset include Macrovision support.
IMPORTANT: If the TV-Out option is available then you must make agreement with Macrovision
(http://www.macrovision.com/) about lincence fee. Only Macrovision (not Kontron) can determine the actual
licence fee which depends on the application.
GND
TVDACC TVDACB
4 7 3
2 6 5 1
GND GND
GND TVDACA
Signal Description
TVDACA TVDAC Channel A output supports:
Composite: CVBS signal
Component: Chrominance (Pb) analog signal
TVDACB TVDAC Channel B output supports:
S-Video: Luminance analog signal
Component: Luminance (Y) analog signal
TVDACC TVDAC Channel C output supports:
S-Video: Chrominance analog signal
Component: Chrominance (Pr) analog signal
Note 1: Support of 24bit OpenLDI/ SPWG panels is not officially supported by Intel®, but is supported by the
986LCD series boards by Kontron. Kontron intends to continue to provide 24bit OpenLDI/ SPWG panel
support even if Intel® withdraws this from the chipset, by an external converter module.
Signal Description
LVDS A0..A3 LVDS A Channel data
LVDS ACLK LVDS A Channel clock
LVDS B0..B3 LVDS B Channel data
LVDS BCLK LVDS B Channel clock
BKLTCTL Backlight control (1), PWM signal to implement voltage in the range 0-3.3V
BKLTEN# Backlight Enable signal (active low) (2)
VDD ENABLE Output Display Enable.
LCDVCC VCC supply to the flat panel. This supply includes power-on/off sequencing.
The flat panel supply may be either 5V DC or 3.3V DC depending on the CMOS
configuration. Maximum load is 1A at both voltages.
DDC CLK DDC Channel Clock
DDC DATA DDC Channel Data
Note 1) Windows API (version Hwmon_KTAPI ver 4.5 or newer) is available to operate the BKLTCTL signal.
Some Inverters has a limited voltage range 0- 2.5V for this signal: If voltage is > 2.5V the Inverter
might latch up. Some Inverters generates noise to the BKLTCTL signal resulting in making the lvds
transmision fail (corrupted picture on the display). By adding 1K Ohm resistor in series with this
signal and mounted in the Inverter end of the cable kit the noise is limited and picture is stabil.
Note 2) If the Backlight Enable is required to be active high then make the BIOS Chipset setting: Backlight
Signal Inversion = Enabled.
(continues)
(continues)
The signals used for the harddisk interface are the following:
Signal Description
PDA2..0 Address lines, used to address the I/O registers in the IDE hard disk.
HDCS1..0# Hard Disk Chip-Select. HDCS0# selects the primary hard disk.
D15..8 High part of data bus.
D7..0 Low part of data bus.
IOR# I/O Read.
IOW# I/O Write.
IORDY# This signal may be driven by the hard disk to extend the current I/O cycle.
RESET# Reset signal to the hard disk. The signal is similar to RSTDRV in the PC-AT bus.
HDIRQ Interrupt line from hard disk. Routed by the SiS630 chipset to PC-AT bus interrupt.
CBLID This input signal (CaBLe ID) is used to detect the type of attached cable: 80-wire cable
when low input and 40-wire cable when 5V via 10Kohm (pull-up resistor).
DDREQ Disk DMA Request might be driven by the IDE hard disk to request bus master access to
the PCI bus. The signal is used in conjunction with the PCI bus master IDE function and
is not associated with any PC-AT bus compatible DMA channel.
DDACK# Disk DMA Acknowledge. Active low signal grants IDE bus master access to the PCI bus.
HDACT# Signal from hard disk indicating hard disk activity. The signal level depends on the hard
disk type, normally active low. The signals from primary and secondary controller are
routed together through diodes and passed to the connector FEATURE.
This connector can be used for connection of two primary IDE drives. If Compact Flash connector (986LCD-
M/mITX only) is utilized, only one IDE device is supported.
Pull Pull
Note Ioh/Iol Type Signal PIN Signal Type Ioh/Iol Note
U/D U/D
- TBD O RESET# 1 2 GND PWR - -
- TBD IO DA7 3 4 DA8 IO TBD -
- TBD IO DA6 5 6 DA9 IO TBD -
- TBD IO DA5 7 8 DA10 IO TBD -
- TBD IO DA4 9 10 DA11 IO TBD -
- TBD IO DA3 11 12 DA12 IO TBD -
- TBD IO DA2 13 14 DA13 IO TBD -
- TBD IO DA1 15 16 DA14 IO TBD -
- TBD IO DA0 17 18 DA15 IO TBD -
- - PWR GND 19 20 KEY - - -
- - I DDRQ 21 22 GND PWR - -
- TBD O IOW# 23 24 GND PWR - -
- TBD O IOR# 25 26 GND PWR - -
4K7 - I IORDY 27 28 GND PWR - -
- - O DDACK# 29 30 GND PWR - -
8K2 - I HDIRQ 31 32 NC - - -
- TBD O PDA1 33 34 CBLID# I -
- TBD O PDA0 35 36 PDA2 O TBD -
- TBD O HDCS1# 37 38 HDCS3# O TBD -
- - I HDACT# 39 40 GND PWR - -
This connector is mounted on the backside of the 986LCD-M/mITX only. If a Compact Flash Disk is used,
only one IDE device is supported on the IDE_P connector. The CF socket support DMA/UDMA CF modules.
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
2 - TBD IO DA3 2 1 GND PWR - - 1
- TBD IO DA5 4 3 DA4 IO TBD -
- TBD IO DA7 6 5 DA6 IO TBD -
- - PWR GND 8 7 HDCS1# O TBD -
- - PWR GND 10 9 GND PWR - -
- - PWR GND 12 11 GND PWR - -
- - PWR GND 14 13 5V PWR - -
- - PWR GND 16 15 GND PWR - -
- - O PDA2 18 17 GND PWR - -
- - O PDA0 20 19 PDA1 O - -
- TBD IO DA1 22 21 DA0 IO TBD -
- - - NC 24 23 DA2 IO TBD -
- - - NC 26 25 NC - - -
- TBD IO DA12 28 27 DA11 IO TBD -
- TBD IO DA14 30 29 DA13 IO TBD -
- TBD O HDCS3# 32 31 DA15 IO TBD -
- TBD O IOR# 34 33 NC I
- - PWR 5V 36 35 IOW# O TBD -
- - PWR 5V 38 37 IRQ I - 8K2
NC 40 39 GND PWR - -
4K7 - I IORDYB# 42 41 RESET# -
- - O DDACK# 44 43 DDRQ I - -
- - I CBLID# 46 45 HDACT#
- TBD IO DA9 48 47 DA8 IO TBD -
1 - - PWR GND 50 49 DA10 IO TBD - 2
Note 1: Pin is longer than average length of the other pins.
Note 2: Pin is shorter than average length of the other pins.
SATA:
Pull
PIN
Signal Type Ioh/Iol U/D Note
Key
1 GND PWR - -
2 SATA* TX+
3 SATA* TX-
4 GND PWR - -
5 SATA* RX-
6 SATA* RX+
7 GND PWR - -
The signals used for the primary Serial ATA harddisk interface are the following:
Signal Description
SATA* RX+ Host transmitter differential signal pair
SATA* RX-
SATA* TX+ Host receiver differential signal pair
SATA* TX-
“*” specifies 0, 1, 2, and 3 depending on SATA port.
All of the above signals are compliant to [4].
The interpretation of the signals in standard Centronics mode (SPP) with a printer attached is as follows:
Signal Description
PD7..0 Parallel data bus. The bus are able to operate in PS/2 compatible bi-directional mode.
SLIN# Signal to select the printer sent from CPU board to printer.
SLCT Signal from printer to indicate that the printer is selected.
STB# This signal indicates to the printer that data at PD7..0 are valid.
BUSY Signal from printer indicating that the printer cannot accept further data.
ACK# Input indicating that the printer has received the data and is ready to accept further data.
INIT# This active low output initializes (resets) the printer.
AFD# This active low output causes the printer to add a line feed after each line printed.
ERR# Signal from printer indicating that an error has been detected.
PE# Signal from printer indicating that the printer is out of paper.
The printer port additionally supports operation in the EPP and ECP mode as defined in [3].
Connecting the cable kit 821026 “Cable LPT 2mm 250mm” to the mITX or the 821031 “Cable LPT 2.54mm
250mm” implements the standard DB-25 interface:
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
Signal Description
TxD Transmitte Data, sends serial data to the device. The signal is set to a marking state on
hardware reset when the transmitter is empty or when loop mode operation is initiated.
RxD Receive Data, receives serial data from the communication link.
DTR Data Terminal Ready, indicates to the device that the on-board UART is ready to establish a
communication link.
DSR Data Set Ready, indicates that data set is ready to establish a communication link.
RTS Request To Send, indicates to the device that the on-board UART is ready to exchange data.
CTS Clear To Send, indicates that the modem or data set is ready to exchange data.
DCD Data Carrier Detect, indicates that the modem or data set has detected the data carrier.
RI Ring Indicator, indicates that the modem has received a telephone-ringing signal.
The connector pinout for each operation mode is defined in the following sections.
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
- AI* DCD 1 2 DSR AI* -
- AI* RxD 3 4 RTS AO* -
- AO* TxD 5 6 CTS AI* -
- AO* DTR 7 8 RI I -
- - PWR GND 9 10 5V PWR - - 1
* = +/-12V signals.
Note 1: 5V supply is shared with supply pins in Com2/Com3/Com4 headers. The common fuse is 1.1A.
If the DB9 adapter (ribbon cable) is used, the DB9 pinout will be identical to the pinout of Serial Com1.
In order to achieve the specified performance of the Ethernet port, Category 5 twisted pair cables must be
used with 10/100MB and Category 5E, 6 or 6E with 1Gb LAN networks.
Signal Description
MDI[0]+ In MDI mode, this is the first pair in 1000Base-T, i.e. the BI_DA+/- pair, and is the transmit
MDI[0]- pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in
10Base-T and 100Base-TX.
MDI[1]+ In MDI mode, this is the second pair in 1000Base-T, i.e. the BI_DB+/- pair, and is the
MDI[1]- receive pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in
10Base-T and 100Base-TX.
MDI[2]+ In MDI mode, this is the third pair in 1000Base-T, i.e. the BI_DC+/- pair.
MDI[2]- In MDI crossover mode, this pair acts as the BI_DD+/- pair.
MDI[3]+ In MDI mode, this is the fourth pair in 1000Base-T, i.e. the BI_DD+/- pair.
MDI[3]- In MDI crossover mode, this pair acts as the BI_DC+/- pair.
8 7 6 5 4 3 2 1
On top of Ethernet1 connector there is a Green LED (to the left) turning on when a 100MHz connection is
made and it is flashing when 100MHz traffic is ongoing. The Yellow LED (to the right) turns on when a 1GHz
connection is made and it is flashing when traffic is ongoing.
The two Ethernet channels in ETHER2/3 are supported by two discrete Ethernet controllers (RTL8111B)
connected to the onboard PCI bus.
8 7 6 5 4 3 2 1
1 2 3 4 5 6 7 8
MDI0+
MDI0-
MDI1+
MDI2-
MDI1-
MDI2+
MDI3+
MDI3-
Note: The connector has two LEDs which indicates connection and traffic status. Green/Yellow means
100MHz/1GHz and flasing when traffic is ongoing. The left LED is status for the ETHER3 (buttom port) and
the right LED is for ETHER2. More than one type of connector is approved for this application. Please notice
that it is possible that the shape of the LED might vary depending on actual type of connector.
The 986LCD-M boards supports two IEEE Std 1394a-2000 fully compliant cable ports at 100M bits/s, 200M
bits/s, and 400M bits/s.
Note 1: The 12V supply for the IEEE1394_0 devices is on-board fused with a 1.5A reset-able fuse.
Signal Description
TPA0+ Differential signal pair A
TPA0–
TPB0+ Differential signal pair B
TPB0–
+12V +12V supply
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
TPA1+ 1 2 TPA1-
GND 3 4 GND
TPB1+ 5 6 TPB1-
1 +12V 7 8 +12V 1
KEY 9 10 GND
Note 1: The 12V supply for the IEEE1394_1 devices is on-board fused with a 1.5A reset-able fuse.
Signal Description
TPA1+ Differential signal pair A
TPA1–
TPB1+ Differential signal pair B
TPB1–
+12V +12V supply
The 986LCD-M boards contains an Enhanced Host Controller Interface (EHCI) host controller that supports
USB 2.0 allowing data transfers up to 480Mb/s. The 986LCD-M boards also contains four Universal Host
Controller Interface (UHCI Revision 1.1) controllers that support USB full-speed and low-speed signaling.
The 986LCD-M boards supports a total of eight USB 2.0 ports. All eight ports are high-speed, full-speed, and
low-speed capable and USB Legacy mode is supported.
USB Port 0 and 2 are supplied on the combined ETHER1, USB0, USB2 connector. USB Ports 1 and 3 are
supplied on the FRONTPNL connector; please refer to the FRONTPNL connector section for the pin-out.
USB Port 4 and 5 are supplied on the combined IEEE1394_0, USB4, USB5 connector.
USB Port 6 and 7 are supplied on the internal USB6, USB7 pinrow.
Note: It is recommended to use only High-/Full-Speed USB cable, specified in USB2.0 standard:
USB Ports 0 and 2 are mounted together with ETHER1 ethernet port.
Pull Pull
Note U/D Ioh/Iol Type Signal PIN Signal Type Ioh/Iol U/D Note
1 2 3 4
1 - - PWR 5V/SB5V GND PWR - -
/15K 0.25/2 IO USB0- USB0+ IO 0.25/2 /15K
1 2 3 4
1 - - PWR 5V/SB5V GND PWR - -
/15K 0.25/2 IO USB2- USB2+ IO 0.25/2 /15K
Note 1: The 5V supply for the USB devices is on-board fused with a 1.5A reset-able fuse. The supply is
common for the two channels. SB5V is supplied during power down to allow wakeup on USB device activity.
In order to meet the requirements of USB standard, the 5V input supply must be at least 5.00V.
Signal Description
USB0+ USB0- Differential pair works as Data/Address/Command Bus.
USB2+ USB2-
USB5V 5V supply for external devices. Fused with 1.5A reset-able fuse.
Pull Pull
Note U/D Ioh/Iol Type Signal PIN Signal Type Ioh/Iol U/D Note
1 2 3 4
1 - - PWR 5V/SB5V GND PWR - -
/15K 0.25/2 IO USB5- USB5+ IO 0.25/2 /15K
1 2 3 4
1 - - PWR 5V/SB5V GND PWR - -
/15K 0.25/2 IO USB4- USB4+ IO 0.25/2 /15K
Note 1: The 5V supply for the USB devices is on-board fused with a 1.5A reset-able fuse. The supply is
common for the two channels. SB5V is supplied during power down to allow wakeup on USB device activity.
In order to meet the requirements of USB standard, the 5V input supply must be at least 5.00V.
Signal Description
USB4+ USB4- Differential pair works as Data/Address/Command Bus.
USB5+ USB5-
USB5V 5V supply for external devices. Fused with 1.5A reset-able fuse.
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
1 - PWR 5V/SB5V 1 2 5V/SB5V PWR - 1
- IO USB6- 3 4 USB7- IO -
- IO USB6+ 5 6 USB7+ IO -
- PWR GND 7 8 GND PWR -
- - KEY 9 10 NC - -
Signal Description
USB6+ USB6- Differential pair works as Data/Address/Command Bus.
USB7+ USB7-
USB5V 5V supply for external devices. Fused with 1.5A reset-able fuse.
Note 1: The 5V supply for the USB devices is on-board fused with a 1.5A reset-able fuse. The supply is
common for the two channels. SB5V is supplied during power down to allow wakeup on USB device activity.
In order to meet the requirements of USB standard, the 5V input supply must be at least 5.00V.
Note 1: Signals are shorted to GND internally in the connector, when jack-plug not inserted.
Signal descriptions
Signal Description Note
FRONT-OUT-L Front Speakers (Speaker Out Left).
FRONT-OUT-R Front Speakers (Speaker Out Right).
REAR-OUT-L Rear Speakers (Surround Out Left).
REAR-OUT-R Rear Speakers (Surround Out Right).
SIDE-OUT-L Side speakers (Surround Out Left)
SIDE-OUT-R Side speakers (Surround Out Right)
CEN-OUT Center Speaker (Center Out channel).
LFE-OUT Subwoofer Speaker (Low Freq. Effect Out).
MIC1 MIC Input 1
LINE1-IN Line in 1 signals
CD-ROM audio input may be connected to this connector. It may also be used as a secondary line-in signal.
Note 1: The definition of which pins are use for the Left and Right channels is not a worldwide accepted
standard. Some CDROM cable kits expect reverse pin order.
Signal Description
CD_Left Left and right CD audio input lines or secondary Line-in.
CD_Right
CD_GND Analogue GND for Left and Right CD.
(This analogue GND is not shorted to the general digital GND on the board).
The FAN_CPU is used for connection of the active cooler for the CPU.
The FAN_SYS can be used to power, control and monitor a fan for chassis ventilation etc.
Pull
PIN
Signal Type Ioh/Iol U/D Note
1 SENSE PWR - 4K7
2 12V PWR - -
3 GND PWR - -
Signal description:
Signal Description
12V +12V supply for fan, can be turned on/off or modulated (PWM) by the chipset.
A maximum of 800 mA can be supplied from this pin.
SENSE Tacho signal from the fan for supervision. The signals shall be generated by an open
collector transistor or similar. On board is a pull-up resistor 4K7 to +12V. The signal has to be
pulses, typically 2 Hz per rotation.
↑ CPU location ↑
To clear all CMOS settings, including Password protection, move the CMOS_CLR jumper (with or without
power on the system) for approximately 1 minute.
Alternatively if no jumper is available, turn off power and remove the battery for 1 minute, but be careful to
orientate the battery corretly when reinserted.
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
- - PWR LPC CLK 1 2 GND
- - PWR LPC FRAME# 3 KEY
LPC RST# 5 6 +5V
LPC AD3 7 8 LPC AD2
+3V3 9 10 LPC AD1
LPC AD0 11 12 GND
SMB_CLK 13 14 SMB_DATA
SB3V3 15 16 LPC SERIRQ
GND 17 18 CLKRUN#
SUS_STAT# 19 20 LPC IRQ#
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
SPI_CLK 1 2 SB3V3
10K/ SPI_CS 3 4 BOOT0
10K/ SPI_ARB 5 6 BOOT1
10K/ SPI_MOSI 7 8 NC
10K/ SPI_MISO 9 10 GND
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
USB13_5V 1 2 USB13_5V
USB1- 3 4 USB3-
USB1+ 5 6 USB3+
- - PWR GND 7 8 GND PWR - -
- - - NC 9 10 LINE2-IN-L - - -
- - PWR +5V 11 12 +5V PWR - -
OC HD_LED 13 14 SUS_LED
- - PWR GND 15 16 PWRBTN_IN#
RSTIN# 17 18 GND PWR - -
SB3V3 19 20 LINE2-IN-R - - -
AGND 21 22 AGND
1 MIC2-L 23 24 MIC2-R 1
Signal Description
+5V supply for the USB devices on USB Port 1 and 3 is on-board fused with a 1.5A
USB13_5V reset-able fuse. The supply is common for the two channels. SB5V is supplied during
power down to allow wakeup on USB device activity.
USB1+
Universal Serial Bus Port 1 Differentials: Bus Data/Address/Command Bus.
USB1-
USB3+
Universal Serial Bus Port 3 Differentials: Bus Data/Address/Command Bus.
USB3-
Maximum load is 1A or 2A per pin if using IDC connectorfladkabel or crimp terminals
+5V
respectively.
HD_LED Hard Disk Activity LED (active low signal). Output is via 475Ω to OC.
SUS_LED Suspend Mode LED (active high signal). Output is via 475Ω.
PWRBTN_IN# Power Button In. Toggle this signal low to start the ATX / BTX PSU and boot the board.
RSTIN# Reset Input. Pull low to reset the board.
LINE2-IN Line in 2 signals
MIC2 MIC2-L and MIC2-R are unsupported. Leave these terminals unconnected.
SB3V3 Standby 3.3V voltage
AGND Analogue Ground for Audio
Pull Pull
PIN
Note U/D Ioh/Iol Type Signal Signal Type Ioh/Iol U/D Note
2 243K/ - I INTRUDER# 1 2 GND PWR - -
EXT_ISAIRQ# 3 4 EXT_SMI# I
PWR_OK 5 6 SB5V PWR - -
- - PWR SB3V3 7 8 EXT_BAT PWR - -
- - PWR +5V 9 10 GND PWR - -
3 2K7/ /12mA IOT GPIO0 11 12 GPIO1 IOT /12mA 2K7/ 3
3 2K7/ /12mA IOT GPIO2 13 14 GPIO3 IOT /12mA 2K7/ 3
4 2K7/ /12mA IOT GPIO4 15 16 GPIO5 IOT /12mA 2K7/ 4
4 2K7/ /12mA IOT GPIO6 17 18 GPIO7 IOT /12mA 2K7/ 4
- - PWR GND 19 20 FAN3OUT
FAN3IN 21 22 +12V PWR - -
TEMP3IN 23 24 VREF
- - PWR GND 25 26 IRRX
IRTX 27 28 GND PWR - -
1 2K7/ SMBC 29 30 SMBD 2K7/ 1
Note 1: Pull-up to +5V. Note 2: Pull-up to RTC-Voltage. Note 3: Pull-up to +5VDual (+5V or +5VSB). Note 4:
Pull-up to +5VSB.
Signal Description
INTRUDER, may be used to detect if the system case has been opened. This signal’s
INTRUDER#
status is readable, so it may be used like a GPI when the Intruder switch is not needed.
EXT_ISAIRQ# EXTernal ISA IRQ, (active low input) can activate standard AT-Bus IRQ-interrupt.
EXT_SMI# External SMI, (active low input) signal can activate SMI interrupt.
PWR_OK PoWeR OK, signal is high if no power failures is detected.
SB5V StandBy +5V supply.
SB3V3 Standby 3.3V. Max. load is 0.75A (1.5A < 1 sec.)
(EXTernal BATtery) the + terminal of an external primary cell battery can be connected
to this pin. The – terminal of the battery shall be connected to GND (etc. pin 10). The
EXT_BAT
external battery is protected against charging and can be used with or without the on
board battery installed. The external battery voltage shall be in the range: 2.5 - 4.0 V DC.
+5V Max. load is 0.75A (1.5A < 1 sec.)
General Purpose Inputs / Output. These Signals may be controlled or monitored through
GPIO0..7 the use of the KONTRON API (Application Programming Interface) available for Win98,
WinXP and Win2000.
FAN 3 speed control OUTput. This analogue voltage output signal can be used to
FAN3OUT control the Fan’s speed. The output has 16 values in the range from 0 – 5V. For more
information please look into the datasheet for the Winbond I/O controller W83627.
FAN3IN FAN3 Input. 0V to +5V amplitude Fan 3 tachometer input.
+12V Max. load is 0.75A (1.5A < 1 sec.)
Temperature sensor 3 input. (Recommended: Transistor 2N3904, having emitter
connected to GND (pin 25), collector and basis shorted and connected to pin23 (Temp3-
TEMP3IN
In). Further a resistor 30K/1% shall be connected between pin 23 and pin 24 (Vref).
Precision +/- 7ºC.
VREF Voltage REFerence, reference voltage to be used with TEMP3IN input.
IRRX IR Receive input (IrDA 1.0, SIR up to 1.152K bps)
IRTX IR Transmit output (IrDA 1.0, SIR up to 1.152K bps)
SMBC SMBus Clock signal
SMBD SMBus Data signal
SYSTEM PINS
CLK Clock provides timing for all transactions on PCI and is an input to every PCI device. All other PCI signals,
except RST#, INTA#, INTB#, INTC#, and INTD#, are sampled on the rising edge of CLK and all other
timing parameters are defined with respect to this edge. PCI operates at 33 MHz.
RST# Reset is used to bring PCI-specific registers, sequencers, and signals to a consistent state. What effect
RST# has on a device beyond the PCI sequencer is beyond the scope of this specification, except for
reset states of required PCI configuration registers. Anytime RST# is asserted, all PCI output signals must
be driven to their benign state. In general, this means they must be asynchronously tri-stated. SERR#
(open drain) is floated. REQ# and GNT# must both be tri-stated (they cannot be driven low or high during
reset). To prevent AD, C/BE#, and PAR signals from floating during reset, the central resource may drive
these lines during reset (bus parking) but only to a logic low level–they may not be driven high.
RST# may be asynchronous to CLK when asserted or deasserted. Although asynchronous, deassertion is
guaranteed to be a clean, bounce-free edge. Except for configuration accesses, only devices that are
required to boot the system will respond after reset.
ADDRESS AND DATA
AD[31::00] Address and Data are multiplexed on the same PCI pins. A bus transaction consists of an address phase
followed by one or more data phases. PCI supports both read and write bursts.
The address phase is the clock cycle in which FRAME# is asserted. During the address phase AD[31::00]
contain a physical address (32 bits). For I/O, this is a byte address; for configuration and memory, it is a
DWORD address. During data phases AD[07::00] contain the least significant byte (lsb) and AD[31::24]
contain the most significant byte (msb). Write data is stable and valid when IRDY# is asserted and read
data is stable and valid when TRDY# is asserted. Data is transferred during those clocks where both
IRDY# and TRDY# are asserted.
C/BE[3::0]# Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of a
transaction, C/BE[3::0]# define the bus command. During the data phase C/BE[3::0]# are used as Byte
Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry
meaningful data. C/BE[0]# applies to byte 0 (lsb) and C/BE[3]# applies to byte 3 (msb).
PAR Parity is even parity across AD[31::00] and C/BE[3::0]#. Parity generation is required by all PCI agents.
PAR is stable and valid one clock after the address phase. For data phases, PAR is stable and valid one
clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction.
Once PAR is valid, it remains valid until one clock after the completion of the current data phase. (PAR
has the same timing as AD[31::00], but it is delayed by one clock.) The master drives PAR for address and
write data phases; the target drives PAR for read data phases.
INTERFACE CONTROL PINS
FRAME# Cycle Frame is driven by the current master to indicate the beginning and duration of an access. FRAME#
is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfers continue.
When FRAME# is deasserted, the transaction is in the final data phase or has completed.
IRDY# Initiator Ready indicates the initiating agent’s (bus master’s) ability to complete the current data phase of
the transaction. IRDY# is used in conjunction with TRDY#. A data phase is completed on any clock both
IRDY# and TRDY# are sampled asserted. During a write, IRDY# indicates that valid data is present on
AD[31::00]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until
both IRDY# and TRDY# are asserted together.
TRDY# Target Ready indicates the target agent’s (selected device’s) ability to complete the current data phase of
the transaction. TRDY# is used in conjunction with IRDY#. A data phase is completed on any clock both
TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that valid data is present on
AD[31::00]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until
both IRDY# and TRDY# are asserted together.
STOP# Stop indicates the current target is requesting the master to stop the current transaction.
LOCK# Lock indicates an atomic operation that may require multiple transactions to complete. When LOCK# is
asserted, non-exclusive transactions may proceed to an address that is not currently locked. A grant to
start a transaction on PCI does not guarantee control of LOCK#. Control of LOCK# is obtained under its
own protocol in conjunction with GNT#. It is possible for different agents to use PCI while a single master
retains ownership of LOCK#. If a device implements Executable Memory, it should also implement LOCK#
and guarantee complete access exclusion in that memory. A target of an access that supports LOCK#
must provide exclusion to a minimum of 16 bytes (aligned). Host bridges that have system memory behind
them should implement LOCK# as a target from the PCI bus point of view and optionally as a master.
IDSEL Initialization Device Select is used as a chip select during configuration read and write transactions.
DEVSEL# Device Select, when actively driven, indicates the driving device has decoded its address as the target of
the current access. As an input, DEVSEL# indicates whether any device on the bus has been selected.
(continues)
When using the 820982 “PCI Riser - Flex - 2slot w. arbiter” the lower slot has IDSEL / IRQs routed straight
through and the top slot has the routing: IDSEL=AD22, INT_PIRQ#F, INT_PIRQ#G, INT_PIRQ#H,
INT_PIRQ#E. 820982 PCI Riser shall be plugged into Slot #1.
5. Onboard Connectors
6. System Ressources
When a PCI-E or Mini PCI-E card is used it could change the BUS number on other PCI-E and PCI devices
like RTL8111 and FireWire.
Note: All PCI slots for the 986LCD-M boards supports PCI BUS Mastering.
3.
2.
1.
NMI
IRQ9
IRQ8
IRQ7
IRQ6
IRQ5
IRQ4
IRQ3
IRQ2
IRQ1
IRQ0
IRQ26
IRQ25
IRQ24
IRQ23
IRQ22
IRQ21
IRQ20
IRQ19
IRQ18
IRQ17
IRQ16
IRQ15
IRQ14
IRQ13
IRQ12
IRQ11
IRQ10
6.3
Notes:
•
Onboard system parity errors and IOCHCHK signal activation
•
Onboard Timer 0 Interrupt
•
KTD-00691-Q
•
Used for Cascading IRQ8-IRQ15
initialisation.
•
May be used by onboard Serial Port A
•
May be used by onboard Serial Port B / IrDA Port
•
May be used by onboard Serial Port D
•
May be used by onboard FireWire controller
•
May be used by onboard Parallel Port
•
User Manual
•
Used for Onboard co-processor support
•
May be used by primary harddisk controller
•
May be used by secondary harddisk controller
•
May be used for SATA RAID controller
986LCD-M Family
•
May be used for onboard Sound System
•
•
•
May be used for PCI Express Root Port
•
•
•
•
May be used by onboard USB controller
•
May be used by onboard Ethernet controller 1
Date: 2008-04-22
•
May be used by onboard Ethernet controller 2
•
May be used by onboard Ethernet controller 3
•
Page
•
•
•
•
•
•
•
•
•
•
•
These interrupt lines are managed by the PnP handler and are subject to change during system
3
3
3
3
3
3
3
3
3
3
3
1
1
1
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
Availability of the shaded IRQs depends on the setting in the BIOS. According to the PCI Standard,
Notes
61 of 92
986LCD-M Family
KTD-00691-Q Public User Manual Date: 2008-04-22 Page 62 of 92
The main component of SMBIOS is the Management Information Format (MIF) database, which contains
information about the computing system and its components. Using SMBIOS, a system administrator can
obtain the system types, capabilities, operational status, and installation dates for system components.
The MIF database defines the data and provides the method for accessing this information. The BIOS
enables applications such as third-party management software to use SMBIOS.
Non-Plug and Play operating systems, such as Windows NT*, require an additional interface for obtaining
the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using
this support, an SMBIOS service-level application running on a non-Plug and Play operating system can
obtain the SMBIOS information.
The 886LCD-M Boards supports reading certain MIF specific details by the Windows API. Refer to the API
section in this manual for details.
To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup
program is set to Enabled and follow the operating system’s installation instructions.
8.1 Introduction
The BIOS Setup is used to view and configure BIOS settings for the 986LCD-M board. The BIOS Setup is
accessed by pressing the DEL key after the Power-On Self-Test (POST) memory test begins and before the
operating system boot begins. The Menu bar look like this:
The available keys for the Menu screens are as: Function Key Description
<←> or <→> Select Screen
<↑> or <↓> Select Item
<+> or <-> Change Field
<Tab> Select Field
<F1> General Help
<F10> Save and Exit
<Esc> Exits the Menu
Please note that in the following the different BIOS Features will be described as having some options.
These options will be selected automatically when loading either Failsafe Defaults or Optimal Defaults. The
Default options will be indicated by the option in bold, but please notice that when Failsafe Defaults are
loaded a few of the options, marked with “*”, are now the default option.
Processor
Type : Genuine Intel(R) CPU T2500 @
Speed : 2000MHz <- Select Screen
Count : 1 || Select Item
+- Change Field
System Memory Tab Select Field
Size : 504MB F1 General Help
F10 Save and Exit
System Time [10:18:15] ESC Exit
System Date [Tue 05/31/2007]
V02.59+ (C)Copyright 1985-2005, American Megatrends, Inc.
Type [Auto]
LBA/Large Mode [Auto]
Block (Multi-Sector Transfer) [Auto] <- Select Screen
PIO Mode [Auto] || Select Item
DMA Mode [Auto] +- Change Option
S.M.A.R.T. [Auto] F1 General Help
32Bit Data Transfer [Disabled] F10 Save and Exit
ESC Exit
(continues)
IDE Detect Time Out (Sec) 0, 5, 10, 15, 20, 25, 30, 35 Select the time out value when the BIOS is
detecting ATA/ATAPI Devices
ATA(PI) 80Pin Cable Host & Device Select the mechanism for detecting 80Pin ATA
Detection Host (PI) Cable
Device
VcoreB :1.467 V
+3.3Vin :3.387 V
+5Vin :5.067 V
+12Vin :12.074 V <- Select Screen
-12Vin :Good || Select Item
+5VSB :5.094 V +- change option
F1 General Help
F10 Save and Exit
ESC Exit
BIOS version must be 986LCD27 or higher. The LAN card must have a Standby Voltage input to make it
possible to implement WOL. Very often such cards have a 3 pin connector and one of the pins is the
Standby Voltage. This voltage can be taken directly from the ATX power supply or from the Font Panel
connector pin 1 (or pin 2) or from the Feature connector pin 6.
Options Description
Feature
Remote Access Disabled Allows you to see the screen over the
Enabled comport interface, in a terminal window
Serial port number COM1 Setup which comport that should be used for
COM2 communication
Serial Port Mode 115200 8 n 1 Select the serial port speed
57600 8 n 1
38400 8 n 1
19200 8 n 1
9600 8 n 1
Flow Control None Select Flow Control for serial port
Hardware
Software
Redirection After BIOS POST Disabled How long shall the BIOS send the picture
Boot Loader over the serial port
Always
Terminal Type ANSI Select the target terminal type
VT100
VT-UTF8
VT-UTF8 Combo Key Support Disabled Setup VT-UTF8 Combo Key
Enabled
Sredir Memory Display Delay No Delay Gives the delay in seconds to display
Delay 1 sec memory information.
Delay 2 sec
Delay 4 sec
Super-
PSW
visor
BIOS User
Access control
Full
Limit
9. OS setup
Use the Setup.exe files for all relevant drivers. The drivers can be found on the 986LCD-M Driver CD or they
can be downloaded from the homepage www.kontron.com
Note: When installing/using ADD cards like ADD-DVI or ADD-LVDS it's possible that the OS start up without
any connected display(s) active. If you are able to pass the "Log On to Windows" etc. by entering the
password etc. without actually see the picture on the display and If the Hot Keys have not been disabled in
the Extreme Graphic driver then the following key combinations you can select a connected display:
10. Warranty
KONTRON Technology warrants its products to be free from defects in material and workmanship during the
warranty period. If a product proves to be defective in material or workmanship during the warranty period,
KONTRON Technology will, at its sole option, repair or replace the product with a similar product.
Replacement Product or parts may include remanufactured or refurbished parts or components.
Exclusion of damages:
KONTRON TECHNOLOGY LIABILITY IS LIMITED TO THE COST OF REPAIR OR REPLACEMENT OF
THE PRODUCT. KONTRON TECHNOLOGY SHALL NOT BE LIABLE FOR:
1. DAMAGE TO OTHER PROPERTY CAUSED BY ANY DEFECTS IN THE PRODUCT, DAMAGES BASED
UPON INCONVENIENCE, LOSS OF USE OF THE PRODUCT, LOSS OF TIME, LOSS OF PROFITS,
LOSS OF BUSINESS OPPORTUNITY, LOSS OF GOODWILL, INTERFERENCE WITH BUSINESS
RELATIONSHIPS, OR OTHER COMMERCIAL LOSS, EVEN IF ADVISED OF THEIR POSSIBILITY OF
SUCH DAMAGES.
2. ANY OTHER DAMAGES, WHETHER INCIDENTAL, CONSEQUENTIAL OR OTHERWISE.
3. ANY CLAIM AGAINST THE CUSTOMER BY ANY OTHER PARTY.