Scribd
Upload
125 views1 page

ASIC Implemntation of ORCA

The document discusses an ASIC implementation of the ORCA IP that contains a 32-bit RISC microprocessor core with PCI and DDR SDRAM interfaces. The ORCA IP provides high performance and low power consumption for embedded applications through the combination of a RISC core with efficient PCI and DDR SDRAM interfaces. The proposed ASIC implementation will optimize power, performance, and area using Synopsys tools through various stages culminating in a GDSII file. The project will provide valuable experience in ASIC design and optimization for the five undergraduate students listed at the end.

Uploaded by

Mohamed Tarek
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
125 views1 page

ASIC Implemntation of ORCA

The document discusses an ASIC implementation of the ORCA IP that contains a 32-bit RISC microprocessor core with PCI and DDR SDRAM interfaces. The ORCA IP provides high performance and low power consumption for embedded applications through the combination of a RISC core with efficient PCI and DDR SDRAM interfaces. The proposed ASIC implementation will optimize power, performance, and area using Synopsys tools through various stages culminating in a GDSII file. The project will provide valuable experience in ASIC design and optimization for the five undergraduate students listed at the end.

Uploaded by

Mohamed Tarek
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

ASIC Implementation of ORCA IP with RISC Core, PCI and DDR

SDRAM Interfaces
ORCA is a 32-bit microprocessor core that is FPGA optimized for applications that require high-
performance computing and low power consumption. The ORCA IP contains a RISC Core and interfaces
with PCI and a DDR SDRAM interface, which facilitates high-speed data transfer and efficient memory
access. RISC is a computer architecture design philosophy that emphasizes simplicity, reduced instruction
set, and high performance. RISC-based microprocessors like the ORCA IP have a simpler instruction set,
which allows for faster execution of instructions and better performance while consuming less power.

Connecting the RISC Core with the external peripherals are two interfaces: PCI (Peripheral Component
Interconnect), which is a high-speed data transfer interface that connects peripheral devices to a
computer's motherboard. PCI provides a high-bandwidth data transfer path between the microprocessor
and peripheral devices, allowing for efficient communication between them.

The other interface is DDR SDRAM (Double Data Rate Synchronous Dynamic Random Access
Memory), which is a type of memory that provides high-bandwidth access to data for the microprocessor.
DDR SDRAM is designed to transfer data on both the rising and falling edges of the clock signal,
effectively doubling the data transfer rate compared to traditional SDRAM.

The combination of a RISC-based microprocessor with PCI and DDR SDRAM interfaces provides high
performance, low power consumption, and efficient data transfer for a wide range of embedded
applications. The simplicity and efficiency of the RISC Core allow for fast execution of instructions, while
the PCI and DDR SDRAM interfaces provide a high-speed data transfer path and efficient memory access.
This combination makes it an ideal choice for applications that require high performance, low power
consumption, and efficient data transfer.

We propose an ASIC implementation of ORCA with a focus on optimizing power consumption,


performance, and area. To achieve our goals, we will employ a variety of industry-standard tools and
methodologies, including Synopsys Design Compiler, IC Compiler, and Primetime. The implementation
process will involve several stages, such as synthesis, place and route, timing closure, and signoff,
culminating in a GDSII file and the ASIC implementation.

This project will be a valuable opportunity to gain experience in ASIC design and optimization, marking
the culmination of our undergraduate studies.

Mohamed Tarek Mohamed 1900889

Bassel Yasser Dahshan 1901528

Ziad Mohamed Fayez 1901353

Kareem Mamdouh Hassan 1900211

Ahmed Ramadan Atya Mansour 1900971

You might also like