Scribd
Upload
29 views6 pages

Dma

Uploaded by

DONGARI BHARGAV 121EC0013
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
29 views6 pages

Dma

Uploaded by

DONGARI BHARGAV 121EC0013
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

DMA

Direct Memory Access

• No involvement of CPU
• Direct transfer between IO and memory.
Direct Memory Access
• DMA I/O technique provides direct access to the memory while the
microprocessor is temporarily disabled.
• HOLD: request DMA action
• HLDA: acknowledge DMA action
• Microprocessor responds by
suspending the execution of the
program and by placing its address,
data, and control bus at high-
impedance states.
Direct Memory Access
• HOLD priority
• Microprocessor pin that has a higher priority than a HOLD is the RESET pin
• High-impedance state causes the microprocessor to appear as if it has been
removed from its socket
• External I/O devices or other microprocessors gain access to the system buses
so that memory can be accessed directly.
• Data transferred between memory and the I/O device at a rate limited by the
speed of the memory components in the system or the DMA controller.
• Memory speed = 50 ns
• DMA transfers occur at rates of?.
• If DMA controller functions at a rate of 15 MHz and we use 50 ns memory, the
maximum transfer rate is ?
Direct Memory Access
• DMA read transfers data from the
memory to the I/O device.
• DMA read causes both the MRDC’ and
IOWC’ signals to activate simultaneously,
transferring data from the memory to the
I/O device.
• DMA write transfers data from an I/O
device to memory.
• DMA write causes the MWTC’ and IORC’
signals to both activate.
8237 DMA CONTROLLER
• 8237 is a special-purpose microprocessor for high-speed data transfer between
memory and the I/O.
• 8237 is a four-channel device that is compatible with the 8086/8088
microprocessors.
• 8237 is capable of DMA transfers at rates of up to 1.6M bytes per second.

You might also like