Scribd
Upload
116 views

Examples and Problems Chap 3

This document provides examples of calculating frequency ranges and increments for various oscillator and synthesizer circuits. It discusses converting between percentage and parts-per-million (ppm) measures of frequency stability. It gives the maximum and minimum output frequencies for circuits using crystals with specified ppm tolerances and multiplication factors. Example problems at the end calculate output frequencies and increments for phase-locked loops (PLLs) and direct digital synthesizers (DDSs).

Uploaded by

chanh4351180005
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
116 views

Examples and Problems Chap 3

This document provides examples of calculating frequency ranges and increments for various oscillator and synthesizer circuits. It discusses converting between percentage and parts-per-million (ppm) measures of frequency stability. It gives the maximum and minimum output frequencies for circuits using crystals with specified ppm tolerances and multiplication factors. Example problems at the end calculate output frequencies and increments for phase-locked loops (PLLs) and direct digital synthesizers (DDSs).

Uploaded by

chanh4351180005
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Example 1

What are the maximum and minimum frequencies of a 16 MHz crystal with a
stability of 200 ppm?

The frequency can vary as much as 200 Hz for every 1 MHz of frequency or
200 × 16 = 3200 Hz.

The possible frequency range is:

16,000,000 − 3200 = 15,996.800 Hz

16,000,000 + 3200 = 16,003.200 Hz

Expressed as a percentage, this stability is

(3200/16,000,000) × 100 = 0,0002 × 100 = 0.02 percent.

A precision value given as a percentage can be converted to a ppm value as


follows. Assume that a 10 MHz crystal has a precision percentage of ±0.001 percent;
0.001 percent of 10,000,000 is 0.00001 × 10,000,000 = 100 Hz.Thus,

ppm/1,000,000 × 100/10,000,000

ppm = 100(1,000,000)/10,000,000 = 10 ppm

However, the simplest way to convert from percentage to ppm is to convert the
percentage value to its decimal form by dividing by 100, or moving the decimal point
two places to the left, and then multiplying by 106, or moving the decimal point six
places to the right. For example, the ppm stability of a 5 MHz crystal with a precision
of 0.005 percent is found as follows. First, put 0.005 percent in decimal form:
0.005 percent = 0.00005. Next, multiply by 1 million:

0.00005 × 1,000,000 = 50 ppm

Example 2

A radio transmitter uses a crystal oscillator with a frequency of 14.9 MHz and a
frequency multiplier chain with factors of 2, 3, and 3. The crystal has a stability of
±300 ppm.

a. Calculate the transmitter output frequency.

Total frequency multiplication factor = 2 × 3 × 3 = 18


Transmitter output frequency = 14.9 MHz × 18 = 268.2 MHz

b. Calculate the maximum and minimum frequencies that the transmitter is likely
to achieve if the crystal drifts to its maximum extreme.

±300 ppm = 300/ 1,000,000 × 100 = ±0.03%

This variation is multiplied by the frequency multiplier chain, yielding ±0.03 percent ×
18 = ±0.54 percent.

Now, 268.2 MHz × 0.0054 = 1.45 MHz.

Thus, the frequency of the transmitter output is 268.2 ± 1.45 MHz.

The upper limit is:

268.2 + 1.45 = 269.65 MHz

The lower limit is:

268.2 - 1.45 = 266.75 MHz

Example 3

A frequency synthesizer has a crystal reference oscillator of 10 MHz followed by


a divider with a factor of 100. The variable-modulus prescaler has M = 31/32. The A
and N down-counters have factors of 63 and 285, respectively. What is the synthesizer
output frequency?

The reference input signal to the phase detector is

10 MHz /100 = 0.1 MHz = 100 kHz

The total divider factor R is

R = MN + A = 32 × 285 + 63 = 9183

The output of this divider must be 100 kHz to match the 100 kHz reference signal
to achieve lock. Therefore, the input to the divider, the output of the VCO, is R times 100
kHz,

fo = 9183 ×0.1 MHz = 918.3 MHz

Example 4
Demonstrate that the step change in output frequency for the synthesizer in
Example 3 is equal to the phase detector reference range, or 0.1 MHz.

Changing the A factor one increment to 64 and recalculating the output yield

R = 32 × 285 = 64 = 9184

fo = 9184 × 0.1 MHz = 918.4 MHz

The increment is 918.4 = 918.3 = 0.1 MHz.

Problems
1. An FM transmitter has an 8.6 MHz crystal carrier oscillator and frequency multipliers
of 2, 3, and 4. What is the output frequency?

2. A crystal has a tolerance of 0.003 percent. What is the tolerance in ppm?

3. A 25 MHz crystal has a tolerance of 6200 ppm. If the frequency drifts upward to the
maximum tolerance, what is the frequency of the crystal?

4. A PLL frequency synthesizer has a reference frequency of 25 kHz. The frequency


divider is set to a factor of 345. What is the output frequency?

5. A PLL frequency synthesizer has an output frequency of 162.7 MHz. The reference is
a 1MHz crystal oscillator followed by a divider of 10. What is the main
frequency divider ratio?

6. A PLL frequency synthesizer has an output frequency of 470 MHz. A divide-by-10


prescaler is used. The reference frequency is 10 kHz. What is the frequency step
increment?

7. A PLL frequency synthesizer has a variable modulus prescaler of M = 10/11 and


divider ratios of the A and N counters of 40 and 260. The reference frequency is 50 kHz.
What are the VCO output frequency and the minimum frequency step increment?

8. In a DDS, the ROM contains 4096 storage locations holding one cycle of sine wave
values. What is the phase step increment?

9. A DDS synthesizer has a 200MHz clock and a constant value of 16. The ROM address
register has 16 bits. What is the output frequency?

10. A PLL multiplier transmitter is to operate with a 915 MHz output. With a divide
actor of 64, what value of crystal is needed?

You might also like