Open navigation menu
Close suggestions
Search
Search
en
Change Language
Upload
Sign in
Sign in
Download free for days
0 ratings
0% found this document useful (0 votes)
35 views
24 pages
Day 03
Uploaded by
Gadige swathi
AI-enhanced title
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content,
claim it here
.
Available Formats
Download as PDF or read online on Scribd
Download
Save
Save DAY 03 For Later
Share
0%
0% found this document useful, undefined
0%
, undefined
Print
Embed
Report
0 ratings
0% found this document useful (0 votes)
35 views
24 pages
Day 03
Uploaded by
Gadige swathi
AI-enhanced title
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content,
claim it here
.
Available Formats
Download as PDF or read online on Scribd
Carousel Previous
Carousel Next
Download
Save
Save DAY 03 For Later
Share
0%
0% found this document useful, undefined
0%
, undefined
Print
Embed
Report
Download
Save DAY 03 For Later
You are on page 1
/ 24
Search
Fullscreen
ELECTRONICS ENGINEERING India's Best Institute for IES, GATE & PSUs Control Systems and Analog Circuits NSBR” Reasoning, Aptitude | Subject Average % last yrsl* 00% | Reasoning, Aptitude & Engsh 500% a | Engineering Mathematis 3.00% Analog Cris 083% Conegl systems jneeing | ocx Mathematics | Signals Systems 950% tronie Devices sa7% tal Creat 950% Tod0% | Communications 0.00% ‘Analog | Control Systems 8.00% oe Electromagnetics saw Dial Creurs : 350 1 Networks 657% 950% Total 100% Elecronic DeveImportant Questions = for EC Systems and Analog Circuits fAMADE EAs Cor Q51 Consider the Bode plot shown in the figure below, as 25 loge oT 5 * the transfer function is, 35(s+5) 281.37(s+5)° ©) Gossye+ 2232 ©) Feos9y6+ 15.8" 281.37(s+5)° 35(s+5)° © Gnesi5y () ee ay(s+ 2032) Q52 The open loop transfer function of a unity feedback control system is given by K SO)= Joas+1) The value of K such that the resonance peak becomes 1.25 is Q.53. The open loop transfer function of a control system is given by K SO)= ayer.) ‘The value of gain K for which the gain margin of the system is 20 4B is (@) 1.10 (©) 10 on (a) 124 Q.54 The open loop transfer function of a unity feedback control system is given as ‘The value of system gain K for which point +)2 lie on the root locus is Q.55 The steady state error of a unity feedback linear control system for a unit step input is 0.5. The steady state error of the same system, for a pulse input as shown in the figure below is 0) 50 . To) {a) zero 12 © 3 (d) infinite worwmadecasy.in Day3 : Q.51-Q.75 coprightmnoceasy Page T oo oeImportant Questions EAMaDE Fase for EC Q56 57 Q58 Q59 ‘An uncompensated open loop transfer function of a system is given by 100 S)H() = 5641) In order for the velocity error constant of compensated system to be 10, the required compensator is given by (s+10) 6.) - =) aor) then the value of ‘a’ is ‘The transfer function of a control system is given as 10 s6+2) A first order compensator is designed in a unity feedback configuration so that the poles of the compensated system are located at -1, -3 and -5. The transfer function of the compensator is, G(s)= 0.9(5-+4) 10(5 +3) @) “Gan ©) G45) 0.9(s+1.67) 10(s + 1.67) © “(ery (a) Ges) A unity negative feedback system has an open loop transfer function K(s+2) SOHO) = Say The value of system gain K for which the stable closed loop system has critically damped response is Consider an ideal inverting op-amp circuit as seen in the figure below: R= 100502 Both the resistances R, and R, are constructed with a tolerance of 5%, then the range in which the gain of the amplifier can approximately vary is (a) -9
% Then the transfer function of the filter can be given as (Assume the op-amp to be ideal) iG T* 1 1-sR,C) @) GesRiG)T+ARG) ©) TrsR:C, (1#5R:C) 1 © (1+sR,C,) (*) Tem eae eeeery Day3 : Q.51-Q.75 ocoprightacceasy Paged eo aImportant Questions EIMBDE EASY for EC Q.65 Consider the circuit shown in the figure below. V=10v The value of I, is sufficiently small so that the corresponding change in regulator output voltage AVp is small enough to justify using small signal model. The value of R is selected such that at no load the voltage across the diode is 0.7 V. Then the magnitude of [,, that results in a load AM regulation (%] =5 mV/mA is equal to mA. [Assume n = Land V;,= 0.025 V] Q.66 Consider the transistor circuit shown in the figure below. ‘The forward drop of BJT and the diode is equal to 0.7 V and the Zener breakdown voltage V, = 5 V. If B = 30 and Vogiqy) = 0.2 V, then the current through collector is equal to mA. Q.67 Consider the transistor circuit shown in the figure below. Assume the transistor is biased in saturation region with g,, = 5 mA/V. Then the value of input resistance R,, is equal to (a) 500 2 (b) 250 (©) 209 (d) 728.9 eae eeeery Day3 : Q.51-Q.75 ocoprightaoceasy Page oo oeImportant Questions EIMBDE EASY for EC To compensate for the gain reduction due to finite gain A, a resistor R. is shunted across R,, then the value of R, for a perfect compensation is equal to A-G AtG (a) pe’ (>) Ate R A-G G © tre ™ (@) 4-e™™ Q.69 Consider the circuit shown in the figure below. Transistors parameters are V, = 15 V, Hu CosW 4 may? 2L nv Ho reo aac % 1.03 70.0 ‘The small-signal transconductance of the amplifier is equal to ma/V. Q.70. Consider the circuit shown in the figure below. Sm ye Lev, 14 2509 $1 Ka ‘The source I, = 5u(t) mA is connected to an RC circuit which in turn is connected to an ideal op-amp circuit. The value of output voltage Vp at t = 5 sec will be v. eae eeeery Day3 : Q.51-Q.75 coprisht manceasy Pages eo aImportant Questions EIMBDE EASY for EC aN Ge c ve Vou ve—I > “ a [le Re Figure 1) Figure 2) ‘The op-amp is an ideal op-amp except having a finite open loop gain of A,, The above circuit can be modeled as a high pass filter as shown in figure 2. Then the condition for which the poles of figure 1 and figure 2 will concide can be given as (a) Cy = AgC, and Ry = R,/Ay (b) Cy = (1+ A,)C, and Ry = Ry + Ay) (6) Cx= (1+ Ag) and Ry = Ry (@) Cy C/(1 + Ay) and Ry= Ry 1 Q.72. A MOS transistor is biased at a drain current of Jp, with K = 3#4yCor V, = 1 V as shown in the figure below. Ves ‘The value of k varies +10% of the actual value, then the value of R, that would result in [,, = 100 nA with a variablity of #1% is equal to (a) 35 ko (b) 45 ka (©) 85 ka (d) 65 ka Q.73. Consider the circuit shown in the figure below. ‘The transistors T, and T; are identical with 100. They are biased in such a way that Sm =5mA/V and g,,. = 100 mA/V. The magnitude of small signal voltage gain of the amplifier Vo ki is equal to v/v. eae eeeery Day3 : Q.51-Q.75 © copyigh:Maecasy Page7 oo oeImportant Questions EIMBDE EASY for EC Q.74 Consider the common emitter circuit as shown in the figure below: sv 40ka: 2. Due to this load a cut-off frequency 1 of the circuit i fy, where f= 3z¢-* Then the value oft, is nsec, eee Questions (MSQ) Q.75 In the regulator circuit shown below, V, = 12 V, B= 50, Va = 0.7 V. 1sve— Yo m0 =~ 11a ‘Then which of the following is/are correct? {a) Current through zener diode is 13.41 mA. (b) Output voltage (Va) is 11.3 V. (©) Current through zener diode is 15.63 mA. (d) Output voltage (V,) is 10.7 V. www.madeeasy.in Day3 : Q.51-Q.75 > coprishtnoceasy Pages eo aImportant Questions EIMBDE EASY for EC PEM 51. (b) ‘The given Bode plot is aB 25 5 on where, «, can be calculated as, op = — 20-3 “© Toga, —log5 20 a toe 2] on Jog| 2} = 2 Blo} ~ 20 = 5-089 rad/see oO es At the corner frequency of 5 rad/sec the slope of the line again changes to +40 dB/dec hence, 3 649 = (243) Now, at corner frequency of «, the slope of the line changes to ~20 dB/dec. Gy) = 3 1+ ‘| © where, w, can be calculated as 40 dB/dec = —2=>—_ dec = 155 wy logs * ©: 2 tog 2) eae eeeery Day3 : Q.51-Q.75 © copyigh:Manecasy Page oo oeImportant Questions EIMBDE EASY for EC , = 5*3.16 15.81 rad/sec Overall transfer function becomes, Tis) = Kx G6) * G69) x G9) 3 K(1+ - 5 5 3 (+580 (asm) 20 log K = 20 K=10 15,819 (5 +5)? 3 and therefore, Tie) = UOXOSIXTS SING +5)" __281.37(6 +5) s+0.89)(5+15.81)> — (s-+0.89)(s+15.81)° 52. (125) (12 to 13) Resonance peak, 1 2(-2) K Here, G0 = aoa) K 10K 1) = SS - = 9” yore K ” Fe i0s+10K On comparing with second order transfer function, we have, 2&w, = 10 Now, iy) 2 = - wa - 8) (ss) Ot #84016 = 0 # = 08 and 02 : & = 0.89 and 0.447 For § = 0447 1o___10 = nai 2 2xoaa7~'1"8 in 125 an Ke 40 eae eeeery Day3 : Q.51-Q.75 © copyightmanecasy Page 10 eo aImportant Questions EIMBDE EASY for EC K S++ 015) K s(1+5+0.1s+0.15") —_K___ (0.159 + 11s? +5) GO) converting s = ja we get, kK =11w? + jo(1-0.107) at the phase crossover frequency . the imaginary part is zero, hence, by putting © = @p. in the imaginary part and equating it to zero, we get, pc(1-0.40%c) 0 G (ju) 1-Olope = 0 Ope = Vid = 3.162 rad/see GM = 20 dB 20 log GM = 20 dB GM = 10 Hence, A =10 FGM, one 1 = 10 0.0909K ~ 1 or K = Spenco 7h 4.4) K Avi =o 2 K > Tpti =o (2P K = -fet =o = K=4 eae eeeery Day3 : Q.51-Q.75 © copyightiManecasy Page 11 ee erImportant Questions Pama for KAYNTELYHA | EC 55. (a) The steady state error can be calculated as = tim RO) fs = 501+ G(s)H(s) For unit step input, R(s = m1 _- , fa = lim Gy 708 ives) 1 or Trem = 5 146) = 2 GO) = a) For the given input, r() = 50 [u(f) ~ u(t -5)] = 504-1, RQ = sol sf | Rs) = a=] Steady state error - sx 50(1~e*) = Ey sa+ ae) 500°) ng ay = Teg 2A-D=e 56. (100) (ancompenates ™ ESSE) 100 ~ Bien “7 Kdeompenatcd = HRS GSH) G9) 100_ (s+10) = See) * Ga) 10010 10 = Sor a= 100 eae eeeery Day3 : Q.51-Q.75 copvisht:Maneeasy Page 12 Delhi | Bhopal ee ee a Ee aac eyImportant Questions EIMBDE EASY for EC 37.) Let us assume that the transfer function of the compensator is K(s+a) GO) = orb) ‘The block diagram of the system can be drawn as xo —-& 6) G6) co) [_ cls) Gels)G(S) RG) ~ 14G.6)G6 Kista) 10 +b) (542) Kora), 10 (+b) “s(+2) _ 10K(s +2) (4 2)(6+b) + 10K(S+ a) 1OK(s +a) 3° +28? +57b-+2bs+10Ks + 10Ka Characteristic equation is s+ (2+ B)s* + (2b + 10K)s +10 Ka=0 oli) according to the question the new characteristic equation is, (+1) +3)6+5) = 0 (P+s43s+3)e+5) = 0 PHP 43H BS HSS +208 + 15=0 s+ 9s? +235+15 = 0 (il) From equation (i) and (ii) 2+b = b=7 2b+10K = 23 ‘10K = 23-14 10K = 9 > K=09 and 10Ka = 15 15 10 > e 10% 0.9(s + 1.67) 60 = “Gen eae eeeery Day3 : Q.51-Q.75 > copvisht:Manesasy Page 13 oo oeImportant Questions EIMBDE EASY for EC 58. (9.89) (9.50 to 10.00) The characteristic equation of the closed loop system is 1+G()H() = 0 K(s+2) _ 55-1) s+ (K-)s+2K = 0 i) Using Routh’s tabular form, we have, 1+ For system to be stable, K-1>0 or K>1 On comparing equation (i) with standard characteristic equation, we have @, = y2K and 2&0, = (K-1) For & 2xw, = (K-1) or 2xV2K = (K-1) or AQK) = K=2K +1 K-1K+1=0 K = 0.10 and 9.89 K > 1 for stable operation. K = 9.89 is the valid answer. 59. (c) an = Bur Ro(1#x%) Gain = RR) -Rp(1+x%)_ ‘mx ~ “R(1=3%) 5 , (1 705) _ =100(1 + 0.05) © “T0(1= 0.05) Soin rrr cece a Day3 : Q.51-Q.75 Do copyishe Maneeasy Page 14 eo aImportant Questions EAMaDE Fase for EC 60. © The diodes D,, D, and D, will limit the voltage for positive cycle and diodes Dy, D, and D, will limit the output voltage in the (negative) cycle. Note : The Zener diode will always be in reverse biased for both the cases. Vin = Vout for -(0.65 * 2 + 8.2) < Vi, < (0.65 x 2 + 8.2) -95< Vi, <95 and Vong = Vig + B for IViq1> 9.5 Hence, only figure (c) is according to the given conditions. 61. 3.10 (2.80 to 2.40) Applying KVL in drain to source loop, we get, ay Loop () 10 (80 Kp ~ Vps = 0 (Assuming I, to be in mA) now, Applying KVL in loop (1), we get, 10 ~ 201, Ip = 12.5 x 10°[10 - 201, - 17 On solving, we get, mA and 0.2 mA Now, 10-201, =10-20%1=-10 which is not possible Hence I, = 0.2 mA. * Vps = 10-30% 0.2 1-6=4V and Veg = 10-20 02=6V «Vos < Vas Vr Hence, MOS is working in linear region. Con W) ‘Thus, Baka" 2(Ves ~ Vr Vos ~Vis | Ty = 125 x 10° [2 (10 ~ 201, - 1) (10 - 301,) ~ (10 - 301, wwwmadeeasy.in Day3 : Q.51-Q.75 Scopyitwmocensy Page 15 oo oeImportant Questions EIMBDE EASY for EC Thus the equation reduces to 30017, - 4201, +80 = 0 1.17 mA, 0.23 mA, 0.23 mA 10-30 023=31V 62. 1.84 (1.60 to 2.00) The capacitor is initially uncharged hence for the first positive cycle the circuit can be redrawn as R=102 c i$ uG 100 Vo = 10x =8V thus for f= 0, V,=5V Now, the capacitor wil start charging with time constant + © = (100 + 100) «1x 10° = 200 uF 1p = Se T =5e¥?-303V Thus for (positive) cycle, the value of V. = Where V, = Input voltage = 0 V V, = Voltage across capacitor = -3.94 V Now, for the second cycle, the amplitude will again be equal to 3.03 V. 3 vole =| = 3.036"? =1.837 = 1.84 V eae eeeery Day3 : Q.51-Q.75 copvisht:Manesasy Page 16 eo aImportant Questions EAMaDE Fase for EC 63. (b) Yo Any now, V, = V,-V,=100-95=5 mv A, = x10? =2x10° v/v and B 64. (a) G In ideal op-amp vee So, Vea veVy (Due to virtual grouding) ince the voltage drop across capacitor is zero, thus there will be no current flowing through capacitor C, and thus no current will flow through R,) Va = Vols) Applying KCL at node A, Vals)- Vis) Vols) _ 1 Vi(s) 1+ jeoR,Cy 65, 4.987 (4.50 to 5.50) Drawing the small signal equivalent of the circuit, we get, 4 RB oy % $ AVy = wwwmadeeasy.in Day3 : Q.51-Q.75 Scapyigwaocensy Page 17 oo oeImportant Questions for EC now, 1% and R thus, AY L 10 10-07 +0.025 Ip lIy1 66. 0.108 (0.08 to 0.12) Applying KCL in loop ‘Ly Js 67. (©) 12-5+1x1,+07+07- Te Applying KVL in loop (1) Vin* Ves fen=1) Yr Vt Tp V*-07+Vp 5x10 10° = 4.987 mA “we get, 12=0 = 3.6mA 30x 3.6 WA, = 108 wA = 0.108 mA DE Loop () Oke ), we get, 0 www.madeeasy.in Delhi | Bhopal | Hyderabad coprisht:Mapesasy Page 18 Day3 : Q.51-Q.75 eee eeImportant Questions Famgp for CYNTELEHA | EC racy trot rR OATES Pe Vin R, 68. (a) Let, R, ef ® is finite] R Expected Gain c -. We are asked condition for G’ = G. =Ro/ Ry 14 2fa4 Re Alt A,154,%) R RAL R Ri » _ RiRe now, go Ge 14R, keke 1 yy c RRe Ry A Ry + RQA = ARe+Re+ RR +Re) AnGR 1+G eae eeeery Day3 : Q.51-Q.75 © copyightmanecasy Page 19 an PeerImportant Questions EIMBDE EASY for EC 69. 11.28 (11.00 to 11.50) nav ip 12a Vo§ Vo 499; 750 22 1 Ww 2 = CaM Wes M1 pinoy Wes “Va 4x10 (Veg -1.5)? BV 25 -BVg5-2.13 = 0 Veg = 2.91 V, -0.243 V ‘cs Veg = 2.91 V ‘es aa He Cox Ves = fy) = 24x10 (291-15) Sq = 1128 ma/V 70. 0.6 (0.40 to 0.80) Vow = V" Since op-amp is used as a voltage buffer V, = V* ‘Thus, V*(0) can be given as soa nag v ALL = ©, we have ‘Thus, Vie) = 0 Time constant, Te RAC Rag = 250 + 1000 = 1250 0 acre Day3 : Q.51-Q.75 > coprigtsMnoeeasy Page 20 eo aImportant Questions EIMBDE EASY for EC t= 1250 x8 x 10° sec 10 sec Vi) = VEU O)-Vi eM = VIO)-eM = 47° Volts 5 1|_ 7 Ve = e9|-J|vots « e[-F]-xn-09 Vy = V*@ sec) = 0.6 Volts 71. (d) For figure 2, we have Vout Ry __(RxCx)s_ Vin Ry+ ‘s(RyCx) +1 Vin-Va 1/sCy Vout now, Yas Ay Vout ~(RyCi) Vin gy 1 Gas Ao Ao .. Equating the poles of the two system, we get, 1 Ag+ RC 72. (b) ee (W fy = Paul es —Yo? = KVos~ Vs Vs K(Vss ~ Ips ~ Vi)? now, V;,=0and V, eae eeeery Day3 : Q.51-Q.75 > copvisht:Mapesasy Page2T ee erImportant Questions EAMaDE Fase for EC 73. a, a1, Sie 7 Wes “Fas ~Ve)? +2K Ves Ips ~Ve Rs) SE ap _ Ip pp alp So. tb pp, [fox Ao OK K “VK “OK alp/Ip 1 OK/K ~ 142Rea/IpK now, given K = 100 wA/V, x 10%, V, V, Ty = 100 WA and 1 1 30 ~ 1. [aftooxieca00xi07 530"), a4(2 i010 x10 Rs = 10 R, = 45 k@ (1.428) (1.30 to 1.60) Drawing small signal equivalent circuit of the circuit, we get, aie: B 100 r 10 ik "2 Bm 10010 Thus, Re = Rely 1k2| 1k 0.5 k@ = 500 2 now, the equivalent circuit can be drawn as Sim Re _ 5x10 x1x10* Thus, i =F 1+ gm,Re 1+500x5x10 1.428 V/V eae eeeery Day3 : Q.51-Q.75 copvisht:Mapesasy Page22 eo aImportant Questions EIMBDE EASY for EC — 7 2 2nf (15x10) +. The value of the load is 15 pF and it is purely capacitive now drawing the small signal model for the circuit and shorting all the capacitors and sources, we get Now, current source can be open circuited. Thus t= Gk || 10 kQ)-15 x 1077 50. = GgX 15x10? = 50 nsec 75. (a,b) V, ~ Vaz = 12-07 = 11.3.V V,-Vy=15-113=37V B=? 613.69 mA 220 Y m3 hie = z mA = > mA 11.3 mA hie Ie _ 113, J, = &=— ma eB 50 = 0226 ma yyy = fy = 13.636 ~ 0.226 13.41 mA eae eeeery Day3 : Q.51-Q.75 © copyightManecasY Page 23 oo oe
You might also like
GATE 1987-2024 Questions Analog Electronics
PDF
No ratings yet
GATE 1987-2024 Questions Analog Electronics
187 pages
Analog Electronics
PDF
No ratings yet
Analog Electronics
166 pages
RK - Kanodia Book EC-01
PDF
100% (1)
RK - Kanodia Book EC-01
530 pages
Gate Ece 2003-2019 Solved
PDF
No ratings yet
Gate Ece 2003-2019 Solved
900 pages
Analog Paramount (EC) + Front
PDF
No ratings yet
Analog Paramount (EC) + Front
102 pages
STPT 2013 To Ece
PDF
No ratings yet
STPT 2013 To Ece
14 pages
Aec - QB
PDF
No ratings yet
Aec - QB
34 pages
P, P Z (O / P) OFF OFF OFF OFF ON ON ON OFF ON ON ON OFF: EC-GATE-2013 PAPER
PDF
No ratings yet
P, P Z (O / P) OFF OFF OFF OFF ON ON ON OFF ON ON ON OFF: EC-GATE-2013 PAPER
31 pages
Aec - QB-1
PDF
No ratings yet
Aec - QB-1
34 pages
400 Level 1st Semester Past Questions PDF
PDF
No ratings yet
400 Level 1st Semester Past Questions PDF
40 pages
EEE3090F 2021 Class Test 1 - Questions
PDF
No ratings yet
EEE3090F 2021 Class Test 1 - Questions
14 pages
Arihant GATE Electronics Communication Engineering Solved Mock Papers 2017. CB480140498
PDF
No ratings yet
Arihant GATE Electronics Communication Engineering Solved Mock Papers 2017. CB480140498
18 pages
Deie 25 04 2019 Host
PDF
No ratings yet
Deie 25 04 2019 Host
27 pages
EE - Day 7 - Control Systems + Analog Electronics
PDF
No ratings yet
EE - Day 7 - Control Systems + Analog Electronics
22 pages
Gate Solved Paper Ec Analog Electronics
PDF
100% (1)
Gate Solved Paper Ec Analog Electronics
77 pages
Selfstudys Com File
PDF
No ratings yet
Selfstudys Com File
21 pages
Work Book - 2 With AnsKEY
PDF
No ratings yet
Work Book - 2 With AnsKEY
7 pages
EC Analog-Electronic
PDF
No ratings yet
EC Analog-Electronic
77 pages
Ec 2004
PDF
No ratings yet
Ec 2004
39 pages
EE5320: Analog Integrated Circuit Design Assignment 1
PDF
No ratings yet
EE5320: Analog Integrated Circuit Design Assignment 1
2 pages
Eee207 Term
PDF
No ratings yet
Eee207 Term
32 pages
Nodia and Company: Gate Solved Paper Electronics & Communication 2005
PDF
No ratings yet
Nodia and Company: Gate Solved Paper Electronics & Communication 2005
39 pages
Untitled
PDF
No ratings yet
Untitled
14 pages
Gate Ece 2002
PDF
No ratings yet
Gate Ece 2002
10 pages
Analog Electronics - EC-EE-IN Combine - Done IITK
PDF
No ratings yet
Analog Electronics - EC-EE-IN Combine - Done IITK
36 pages
End Term E3 238
PDF
No ratings yet
End Term E3 238
6 pages
Circuit Analysis
PDF
No ratings yet
Circuit Analysis
5 pages
Analog Electronics CT Delhi
PDF
No ratings yet
Analog Electronics CT Delhi
6 pages
Analog 2018 End Sem
PDF
No ratings yet
Analog 2018 End Sem
4 pages
ECA (R10) April 2012 PDF
PDF
No ratings yet
ECA (R10) April 2012 PDF
93 pages
Analog Electronics
PDF
No ratings yet
Analog Electronics
77 pages
Analog Electronic Circuits (ECE - 2101) RCS
PDF
No ratings yet
Analog Electronic Circuits (ECE - 2101) RCS
3 pages
(WWW - Entrance-Exam - Net) - GATE ECE Solved Paper - 2003
PDF
No ratings yet
(WWW - Entrance-Exam - Net) - GATE ECE Solved Paper - 2003
20 pages
Gate Ec: Q. 1-30 Carry One Mark Each
PDF
No ratings yet
Gate Ec: Q. 1-30 Carry One Mark Each
44 pages
DRDO Entry Test 2008 Electronics and Communication Question Paper PDF
PDF
No ratings yet
DRDO Entry Test 2008 Electronics and Communication Question Paper PDF
25 pages
GATE ME 1991 Question Paper
PDF
No ratings yet
GATE ME 1991 Question Paper
13 pages
Op-Amp Practical Applications: Design, Simulation and Implementation - 2019 Week 0 Assignment Solution
PDF
No ratings yet
Op-Amp Practical Applications: Design, Simulation and Implementation - 2019 Week 0 Assignment Solution
12 pages
1519292487one Indian Girl by Chetan Bhagat
PDF
No ratings yet
1519292487one Indian Girl by Chetan Bhagat
32 pages
Analog Electronics
PDF
0% (1)
Analog Electronics
29 pages
Analog Electronics 4
PDF
No ratings yet
Analog Electronics 4
48 pages
EC 21008 Analog Electronic Circuits: (Given: RGI 10 KG, RG2 20 KG, Ro 10 KG, RL 1 KG, Rs 1 KG, C
PDF
No ratings yet
EC 21008 Analog Electronic Circuits: (Given: RGI 10 KG, RG2 20 KG, Ro 10 KG, RL 1 KG, Rs 1 KG, C
4 pages
University of Edinburgh College of Science and Engineering School of Engineering and Electronics
PDF
No ratings yet
University of Edinburgh College of Science and Engineering School of Engineering and Electronics
15 pages
GATE Mechanical Engineering 1991
PDF
No ratings yet
GATE Mechanical Engineering 1991
13 pages
ES22101-Q-III-CE Branch
PDF
No ratings yet
ES22101-Q-III-CE Branch
3 pages
GATE Me 1991
PDF
No ratings yet
GATE Me 1991
13 pages
Full1 PDF
PDF
No ratings yet
Full1 PDF
19 pages
Gate Ece Solved Paper 19911
PDF
No ratings yet
Gate Ece Solved Paper 19911
13 pages
Analog Electronics Circuit (ECE - 2101) (Make Up) RCS
PDF
No ratings yet
Analog Electronics Circuit (ECE - 2101) (Make Up) RCS
2 pages
GRAND TEST Gate-2011 - EEE
PDF
No ratings yet
GRAND TEST Gate-2011 - EEE
9 pages
, Vs Zsis =, And - Vt Zt It Vt - T Zt T Ν Ν = Ν Τ Τ
PDF
No ratings yet
, Vs Zsis =, And - Vt Zt It Vt - T Zt T Ν Ν = Ν Τ Τ
13 pages
ELE315 Midterm 2012 Solutions
PDF
No ratings yet
ELE315 Midterm 2012 Solutions
7 pages
EEC110A Win 2010 Final Exam: Name: ID #
PDF
No ratings yet
EEC110A Win 2010 Final Exam: Name: ID #
35 pages
BE 1st Midterm Sep2009
PDF
No ratings yet
BE 1st Midterm Sep2009
3 pages
Electronic Circuit Analysis
PDF
No ratings yet
Electronic Circuit Analysis
8 pages
Basic Electronics June 2012 New
PDF
No ratings yet
Basic Electronics June 2012 New
4 pages
Btech 2009 Practice Placement Test
PDF
No ratings yet
Btech 2009 Practice Placement Test
17 pages