3 Input OR Gate

Chapter 1
INTRODUCTION

Fig.1.1: Symbol of 3 Input OR Gate

Fig 1.2: Circuit diagram of 3 Input OR Gate

Dept of ECE, GM Institute of Technology, Davanagere Page 1

 3 Input OR Gate

1.1 3 INPUT OR GATE

A three-input OR gate is a digital logic gate that performs the logical OR operation on three binary
inputs. The output of the gate is high (1) if at least one of the three inputs is high, and it is low (0)
only when all three inputs are low. This gate is an extension of the traditional two-input OR gate,
offering increased complexity and flexibility in digital circuit design. The Boolean expression for a
three-input OR gate can be represented as
Y=A+B+C
where Y is the output and A, B, and C are the three input variables.

When designing digital circuits, three-input OR gates can be employed in various

applications. For instance, they can be used to consolidate multiple conditions or signals into a single
output. This is particularly useful in scenarios where an action should be triggered if any one of the
three conditions is met. Additionally, three-input OR gates find applications in arithmetic circuits and
in scenarios where more complex logical operations are required. Understanding the behavior and
applications of such gates is fundamental for aspiring full stack developers who engage in both front-
end and back-end development involving digital systems and circuits.

In VLSI (Very Large Scale Integration) design, a 3-input OR gate can be implemented using
MOS (Metal-Oxide-Semiconductor) technology. The MOS OR gate typically utilizes NMOS (N-
channel Metal-Oxide-Semiconductor) transistors for its construction.

For a 3-input OR gate, three NMOS transistors are arranged in parallel. Each transistor is
associated with one input, and their source terminals are connected together to form the common
output node. The gate terminals of the NMOS transistors are connected to the respective input signals,
while the drain terminals are tied to the power supply voltage. The presence of at least one logic high
input will turn on the corresponding transistor, creating a low impedance path to the output, resulting
in an overall logic high output if any of the inputs is high.

This design allows for the realization of a 3-input OR gate in a compact and efficient manner
within the VLSI framework.

Dept of ECE, GM Institute of Technology, Davanagere Page 2

 3 Input OR Gate

1.2 TRUTH TABLE

INPUT OUTPUT

A B C Y

0 0 0 0

0 0 1 1

0 1 0 1

0 1 1 1

1 0 0 1

1 0 1 1

1 1 0 1

1 1 1 1

Dept of ECE, GM Institute of Technology, Davanagere Page 3

 3 Input OR Gate
Chapter 2
SCHEMATIC DIAGRAMS

Fig 2.1 : Schematic Diagram of 3 Input OR gate

Fig 2.2: input as 000 , output Y=0

Dept of ECE, GM Institute of Technology, Davanagere Page 4

 3 Input OR Gate

Fig 2.3: input as 001 , output Y=1

Fig 2.4: input as 010, output Y=1

Dept of ECE, GM Institute of Technology, Davanagere Page 5

 3 Input OR Gate

Fig 2.5: input as 011 , output Y=1

Fig 2.6: input as 100 , output Y=1

Dept of ECE, GM Institute of Technology, Davanagere Page 6

 3 Input OR Gate

Fig 2.7: input as 101 , output Y=1

Fig 2.8: input as 110 , output Y=1

Dept of ECE, GM Institute of Technology, Davanagere Page 7

 3 Input OR Gate

Fig 2.9: input as 001 , output Y=1

2.1 WAVE FORM

Fig 2.10 : 3 Input OR Gate output waveform.

2.2 ADVANTAGES OF OR GATE

• OR gates are quick yet use low energy.
• The primary function of an OR gate is to output a high signal (logic 1) if at least one of its
inputs is high. This makes it useful for scenarios where an action should be triggered by the
occurrence of any one or more events.
• OR gates are versatile components that can be combined in various configurations to build
more complex logic circuits.
• OR gates are straightforward to use and understand.

Dept of ECE, GM Institute of Technology, Davanagere Page 8

 3 Input OR Gate

2.3 DISADVANTAGE OF OR GATE

• The OR gate does not amplify signals; it only performs logical summation.
• While the OR gate is effective for indicating the occurrence of one or more events, it does
not provide information about the specific input that triggered the output.
• Unlike some other gates, such as AND gates, OR gates have limited use in arithmetic
operations.
• Depending on the implementation, logic gates may consume power even when not actively
switching.

2.4 APPLICATION
The OR gate finds applications in various digital circuits and systems due to its logical function. Here
are some common applications:
1. Binary Addition: Used in binary adders to combine individual bits, facilitating the addition
of binary numbers.
2. Control Logic: Employed in control circuits where an action or decision is required if at least
one of multiple conditions is satisfied.
3. Data Validation: Utilized for data validation, ensuring a specific operation occurs if any of
the input signals are active.
4. Alarm Systems: Integrated into alarm and security systems to trigger an alarm or alert when
any of the relevant sensors are activated.
5. Multiplexers: Found in multiplexer circuits to select one of several input data lines based on
control inputs.
6. Latch Circuits: Used in latch circuits to control the state of the latch based on certain
conditions.
7. Signal Routing: Applied in digital signal routing and switching circuits to determine the flow
of data based on input conditions.
8. Error Detection: Incorporated in error detection circuits to identify errors or faults in digital
systems.
9. Decoders: Part of decoder circuits to generate specific outputs based on input combinations.
10. Power-on Reset Circuits: Employed in power-on reset circuits to initialize or reset a system
when power is applied.
These applications showcase the versatility of the OR gate in digital logic design.

Dept of ECE, GM Institute of Technology, Davanagere Page 9

 3 Input OR Gate

2.5 CONCLUSION
In conclusion, the implementation of a 3-input OR gate in VLSI using MOS (Metal-Oxide-
Semiconductor) technology is a vital aspect of digital circuit design. The utilization of NMOS (N-
channel Metal-Oxide-Semiconductor) transistors arranged in parallel allows for efficient logical
summation of three input signals.
The compact design and efficient use of resources in this configuration make it well-suited
for integration into larger VLSI systems. The ability to handle multiple inputs while maintaining
simplicity and reliability underscores the significance of the 3-input OR gate in modern VLSI
applications. As digital technology continues to advance, the optimization of such fundamental
building blocks becomes increasingly important for the development of high-performance and
energy-efficient integrated circuits.

Dept of ECE, GM Institute of Technology, Davanagere Page 10