UNIVERSITI TEKNOLOGI MARA

FINAL TEST

COURSE : COMPUTER ORGANIZATIOIN

COURSE CODE : CSC159
EXAMINATION : FEB 2022
TIME : 3 HOURS

INSTRUCTIONS TO CANDIDATES

1. This question paper consists of three (3) parts : PART A (15 Questions)
PART B (15 Questions)
PART C (7 Questions)

2. Answer ALL questions in the Answer Booklet. Start each answer on a new page.

3. Do not bring any material into the examination room unless permission is given by the
invigilator.

4. Please check to make sure that this examination pack consists of :

i) the Question Paper

5. Answer ALL questions in English.

ANSWER SCHEME

DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD TO DO SO

This examination paper consists of 9 printed pages
CONFIDENTIAL 1 CS/FEB 2022/CSC159

PART A (30 MARKS)

1. Observe the following circuit and the given Boolean expression.

𝑅 = 𝐴 ∙ 𝐵̅ + 𝐵 ∙ 𝐶
A. X = OR gate, Y = AND gate
B. X = OR gate, Y = OR gate
C. X = AND gate, Y = OR gate
D. X = AND gate, Y = AND gate

2. What is the Boolean expression for the following truth table?

Input Output
A B Y
0 0 1
0 1 0
1 0 0
1 1 1

A. 𝑌 = ̅̅̅̅̅̅̅̅̅̅̅
(𝐴 ⊕ 𝐵)
B. ̅̅̅̅̅̅̅̅̅
𝑌 = (𝐴 ∙ 𝐵)
C. 𝑌 = 𝐴̅ + 𝐵
D. 𝑌 = 𝐴̅ ∙ 𝐵

3. What is the Boolean expression for the following logic circuit?

A. 𝑅 = (𝐴 ∙ 𝐵̅) + ̅̅̅̅̅̅̅̅̅
(𝐴 ⊕ 𝐶
B. 𝑅 ̅ ̅̅̅̅̅̅̅̅̅̅̅
= 𝐴 ∙ 𝐵 + (𝐴 ⊕ 𝐶)
C. 𝑅 = 𝐴 ∙ 𝐵̅ ⊕ ̅̅̅̅̅̅̅̅̅̅
(𝐴 + 𝐶)
D. 𝑅 = 𝐴 ∙ 𝐵 ⊕ (𝐴 + 𝐶̅ )
̅

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 2 CS/FEB 2022/CSC159

4. What is the condition of three NOR gate input A, B and C that will cause the output X
in the truth table to be TRUE?
A. A=1, B=1, C=1
B. A=1, B=0, C=0
C. A=0, B=0, C=1
D. A=0, B=0, C=0

5. The sum of two hexadecimal numbers 43Ah and 5BCh in binary is _____.

A. 1001 1110 0110

B. 1010 1111 0110
C. 1001 1111 0110
D. 1010 1110 1110

6. What is the sign-and-magnitude representation of the decimal numbers –53 if the

basic unit is a byte?
A. 10110101
B. 00110101
C. 10110100
D. 00110100

7. The type of memory that implemented semiconductor chips is known as _____.

A. cache memory
B. main memory
C. secondary memory
D. registers

8. Choose the correct definition of Memory Address Register (MAR).

A. Holds data/instruction retrieved from memory location.
B. Holds the address of a memory location.
C. The location where the contents of the registers are temporarily stored.
D. Retrieve multiple bytes instead of 1 byte at a time.

9. Which of the following registers hold the actual instruction currently being executed
by the computer?
A. memory data register
B. Instruction register
C. program counter register
D. memory address register

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 3 CS/FEB 2022/CSC159

10. Why magnetic core memory is rarely used in the modern computer environment?
A. Requires refreshment
B. Uses magnetic material
C. Erasable content
D. Slow

11. Choose the CORRECT statement to describe the multiprocessing.

i. poor system management in Master-slave multiprocessing.
ii. well-balance workload determined in the symmetrical multiprocessing.
iii. symmetrical processing produces the scheduling by the CPU
iv. CPU provides their own resources in managing multiprocessing.
A. i and ii
B. ii and iii
C. i and iv
D. All of the above

12. Several different methods in improving read and write operation in the memory are:
i. Multitasking
ii. Wide Path Memory Access
iii. Cache memory
iv. Pipelining

A. i and ii
B. ii and iii
C. ii, iii and iv
D. i and iv

13. Interrupt are used ______.

i. to notify action from external devices
ii. to share resources between external devices
iii. to handle abnormal events in CPU
iv. to control the data flow to an output device.
A. i, ii and iii
B. i, iii and iv
C. i and iii
D. iii and iv

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 4 CS/FEB 2022/CSC159

14. “It is a capability provided by some computer bus architectures that allows data to be
sent directly from an attached device to the memory without CPU involvement”.
This statement refers to _____.
A. Bus interface
B. Channel subsystem
C. Direct Memory Access
D. Polling

15. What are the strengths of FireWire interface compared to SCSI interface?
i. Wider cable
ii. Low cost
iii. Easy to implement
iv. High speed.
A. i, iii and iv
B. ii, iii and iv
C. i and iii
D. All of the above

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 5 CS/FEB 2022/CSC159

PART B (15 MARKS)

1. The difference between the XOR gate and the OR gate is, they (True) (False)
differ only in one input situation. When both input signals are 1,
the OR gate produces a 1 and the XOR produces a 0.

2. A three-input gate has eight possibilities (000, 001, 010, 011, (True) (False)
100, 101, 110, and 011) for input states.

3. The decimal positive value of the 2’s complement number (True) (False)
11110111 is 10.

4. The number of data registers within a microprocessor depends (True) (False)

on manufacturer.

5. The higher the memory hierarchy will result in slower transfer (True) (False)
rates.

6. DRAM memory does not require refreshing its memory (True) (False)
periodically.

7. Superscalar extends pipelining capabilities and separate fetch (True) (False)

and execute cycles as much as possible.

8. Client-server is an example of loosely coupled system. (True) (False)

9. Tightly coupled system is vulnerable because a single flaw in (True) (False)

one section can bring the entire system down.

10. The I/O interface and memory must be placed separately to (True) (False)
allow Direct Memory Access method works.

11. Handshaking is a process to hold and release parts of data at (True) (False)
particular times.

12. Polled interrupt is more time-consuming process compared to (True) (False)

vectored interrupt.

13. The stack is usually build following the Little Endian method. (True) (False)

14. One example of interrupt used as external event notifier is (True) (False)
when the power is cut off.

15. I/O module can be considered as the middleman between CPU (True) (False)
interface and device interface.

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 6 CS/FEB 2022/CSC159

PART C (55 MARKS)

QUESTION 1

a) Draw a circuit diagram for the Boolean expression below:

𝑍 = ̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅
̅̅̅̅̅̅̅̅̅̅̅
(𝑅 ⊕ 𝑆) + (𝑆 ∙ 𝑃̅)

(5 marks)

b) Based on the expression in Question 1 (a), construct the truth table.

(5 marks)

QUESTION 2

Based on the following logic circuit, write the Boolean expression.

(5 marks)

QUESTION 3

a) Convert the following numbers to the respective numbering system. Show your work.

DECIMAL BINARY OCTAL HEXADECIMAL

101.625

(3 marks)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 7 CS/FEB 2022/CSC159

b) Perform the following mathematical operations. Show your work.

i) 23548 + 6658
(2 marks)

ii) DEF2316 – AA716

(2 marks)

iii) -10910 – 8410 using 8 bits two’s complement method

(3 marks)

QUESTION 4

a) Convert 151/32 using 32-bit IEEE single precision format in hexadecimal form.

(5 marks)

b) Convert 3DE20000 IEEE single precision floating number to its decimal value.
(5 marks)

QUESTION 5

a) Define the function of Memory Address Register and Memory Data Register
(2 marks)

b) A computer’s memory specification is 512MB RAM. Calculate:

i. Memory capacity in byte (2 marks)

ii. Address size (2 marks)

iii. Largest address (1 mark)

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL

CONFIDENTIAL 8 CS/FEB 2022/CSC159

QUESTION 6

Distinguish the characteristics between two basic configurations in multiprocessing system.

(6 marks)

QUESTION 7

Given the following set of data in registers and the byte:

AX = CF0h
BX = 9A23
CX = 2255
DX = 3C45
PC = E023

X X X AX BX CX DX PC
0 0 0 1 0 1 0 1

a) Build the content of stack (with the related addresses) after the interruption by following
the sequence of CX, BX, AX, PC and DX. Assume that the stack content starting at the
location FFE9h.
(3 marks)

b) Continue building the stack when the following instructions are encountered.
POP BX
PUSH CX
POP AX
(2 marks)

c) What is the value of the Stack Pointer Register after POP BX and PUSH
CX?
(1 mark)

d) What are the content of AX and CX register after POP AX executed?

(1 mark)

END OF QUESTION PAPER

© Hak Cipta Universiti Teknologi MARA CONFIDENTIAL