Data Sheet
Data Sheet
Data Sheet
LM555
Timer
General Description Features
The LM555 is a highly stable device for generating accurate n Direct replacement for SE555/NE555
time delays or oscillation. Additional terminals are provided n Timing from microseconds through hours
for triggering or resetting if desired. In the time delay mode of n Operates in both astable and monostable modes
operation, the time is precisely controlled by one external n Adjustable duty cycle
resistor and capacitor. For astable operation as an oscillator, n Output can source or sink 200 mA
the free running frequency and duty cycle are accurately
n Output and supply TTL compatible
controlled with two external resistors and one capacitor. The
n Temperature stability better than 0.005% per ˚C
circuit may be triggered and reset on falling waveforms, and
the output circuit can source or sink up to 200mA or drive
n Normally on and normally off output
TTL circuits. n Available in 8pin MSOP package
Applications
n Precision timing
n Pulse generation
n Sequential timing
n Time delay generation
n Pulse width modulation
n Pulse position modulation
n Linear ramp generator
Schematic Diagram
00785101
www.national.com
© 2006 National Semiconductor Corporation DS007851
Connection Diagram
Dual-In-Line, Small Outline
and Molded Mini Small Outline Packages
00785103
Top View
Ordering Information
www.national.com
Absolute Maximum Ratings (Note 2) Soldering Information
If Military/Aerospace specified devices are required, DualInLine Package
please contact the National Semiconductor Sales Office/ Soldering (10 Seconds) 260˚C
Distributors for availability and specifications.
Small Outline Packages
Supply Voltage +18V (SOIC and MSOP)
Power Dissipation (Note 3) Vapor Phase (60 Seconds) 215˚C
Supply Current V = 5V, R =
CC L 3 6
V = 15V, R =
CC L 10 15
(Low State) (Note 4)
Timing Error, Monostable
Initial Accuracy 1
Drift with Temperature R = 1k to 100k ,
A 50
C = 0.1µF, (Note 5)
Accuracy over Temperature 1.5
Drift with Supply 0.1
Timing Error, Astable
Initial Accuracy 2.25
Drift with Temperature R , R = 1k to 100k ,
A B 150
C = 0.1µF, (Note 5)
Accuracy over Temperature 3.0
Drift with Supply 0.30
Threshold Voltage 0.667
Trigger Voltage V = 15V
CC
5
V = 5V
CC 1.67
Trigger Current 0.5 0.9
Reset Voltage 0.4 0.5 1
Reset Current 0.1 0.4
Threshold Current (Note 6) 0.1 0.25
Control Voltage Level V = 15V
CC
9 10 11
V = 5V
CC 2.6 3.33 4
Pin 7 Leakage Output High 1 100
Pin 7 Sat (Note 7)
Output Low V = 15V, I = 15mA
CC 7 180
Output Low V = 4.5V, I = 4.5mA
CC 7 80 200
ppm/˚C % x V
CC
mA mV
mA V µA mV
ppm/˚C
% V
V
%/V % µA
% V nA
%/V www.national.com
Electrical Characteristics (Notes 1, 2) (Continued)
(T = 25˚C, V = +5V to +15V, unless otherwise specified)
A CC
ISINK = 8mA V
ISINK = 5mA 0.25 0.35 V
Output Voltage Drop (High) ISOURCE = 200mA, V = 15V CC 12.5 V
ISOURCE = 100mA, V = 15V
CC
12.75 13.3 V
V = 5V
CC 2.75 3.3 V
Rise Time of Output 100 ns
Fall Time of Output 100 ns
Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.
Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which
guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit
is given, however, the typical value is a good indication of device performance.
Note 3: For operating at elevated temperatures the device must be derated above 25˚C based on a +150˚C maximum junction temperature and a thermal
resistance of 106˚C/W (DIP), 170˚C/W (S08), and 204˚C/W (MSOP) junction to ambient.
Note 4: Supply current when output high typically 1 mA less at VCC= 5V.
Note 5: Tested at VCC= 5V and VCC= 15V.
Note 6: This will determine the maximum value of RA+ RBfor 15V operation. The maximum total (RA+ RB) is 20M .
Note 7: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.
Note 8: Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.
www.national.com
Typical Performance Characteristics
Minimuim Pulse Width Supply Current vs.
Required for Triggering Supply Voltage
00785119
00785104
00785121
00785120
00785123
00785122
www.national.com
Typical Performance Characteristics (Continued)
00785124 00785125
00785126 00785127
www.national.com
Applications Information during this time by the application of a negative pulse to the
reset terminal (pin 4). The output will then remain in the low
state until a trigger pulse is again applied.
MONOSTABLE OPERATION
When the reset function is not in use, it is recommended that
In this mode of operation, the timer functions as a oneshot
( Figure 1 ).
The external capacitor is initially held discharged it be connected to V to avoid any possibility of false
CC
triggering.
by a transistor inside the timer. Upon application of a nega
tive trigger pulse of less than 1/3 V to pin 2, the flipflop is
CC
Figure 3 is a nomograph for easy determination of R, C
set which both releases the short circuit across the capacitor values for various time delays.
and drives the output high. NOTE: In monostable operation, the trigger should be driven
high before the end of timing cycle.
00785105 00785107
The voltage across the capacitor then increases exponen
tially for a period of t = 1.1 R C, at the end of which time the
A
ASTABLE OPERATION
voltage equals 2/3 V . The comparator then resets the
CC If the circuit is connected as shown in Figure 4 (pins 2 and 6
flipflop which in turn discharges the capacitor and drives the connected) it will trigger itself and free run as a multivibrator.
output to its low state. Figure 2 shows the waveforms gen The external capacitor charges through R + R and dis
A B
threshold level of the comparator are both directly propor set by the ratio of these two resistors.
tional to supply voltage, the timing interval is independent of
supply.
00785106
VCC= 5V Top Trace: Input 5V/Div.
TIME = 0.1 ms/DIV. Middle Trace: Output 5V/Div.
RA = 9.1k Bottom Trace: Capacitor Voltage 2V/Div.
C = 0.01µF 00785108
During the timing cycle when the output is high, the further In this mode of operation, the capacitor charges and dis
application of a trigger pulse will not effect the circuit so long charges between 1/3 V and 2/3 V . As in the triggered
CC CC
as the trigger input is returned high at least 10µs before the mode, the charge and discharge times, and therefore the
end of the timing interval. However the circuit can be reset frequency are independent of the supply voltage.
7 www.national.com
Applications Information (Continued) FREQUENCY DIVIDER
The monostable circuit of Figure 1 can be used as a fre
Figure 5 shows the waveforms generated in this mode of quency divider by adjusting the length of the timing cycle.
operation. Figure 7 shows the waveforms generated in a divide by three
circuit.
00785109
VCC= 5V Top Trace: Output 5V/Div. 00785111
The charge time (output high) is given by:
t = 0.693 (R + R ) C
1 A B
And the discharge time (output low) by:
t2 = 0.693 (RB) C
Thus the total period is:
T = t + t = 0.693 (R +2R ) C
1 2 A B
The frequency of oscillation is:
Figure 6 may be used for quick determination of these RC
values.
The duty cycle is:
00785110
www.national.com
connected in the monostable mode and
P triggered with a continuous pulse train, the output pulse
width can be modulated by a signal applied to pin 5. Figure
ULS 8 shows the circuit, and in Figure 9 are some waveform
examples.
E
WI
DT
MO
DU
LAT
OR
Wh
en
the
00785112
time
r is FIGURE 8. Pulse Width Modulator
Applications Information (Continued)
00785113
00785115
VCC= 5V Top Trace: Modulation 1V/Div.
VCC = 5V Top Trace: Modulation Input 1V/Div.
TIME = 0.2 ms/DIV. Bottom Trace: Output Voltage 2V/Div.
TIME = 0.1 ms/DIV. Bottom Trace: Output 2V/Div.
RA= 9.1k
RA= 3.9k
C = 0.01µF
RB= 3k
C = 0.01µF
FIGURE 9. Pulse Width Modulator
FIGURE 11. Pulse Position Modulator
PULSE POSITION MODULATOR
This application uses the timer connected for astable opera LINEAR RAMP
tion, as in Figure 10, with a modulating signal again applied
When the pullup resistor, R , in the monostable circuit is
to the control voltage terminal. The pulse position varies with
A
replaced by a constant current source, a linear ramp is
the modulating signal, since the threshold voltage and hence
generated. Figure 12 shows a circuit configuration that will
the time delay is varied. Figure 11 shows the waveforms
perform this function.
generated for a triangle wave modulation signal.
00785116
00785114
FIGURE 12.
FIGURE 10. Pulse Position Modulator
Figure 13 shows waveforms generated by the linear ramp.
The time interval is given by:
V . 0.6V
BE
www.national.com
Applications Information (Continued)
00785117
VCC= 5V Top Trace: Input 3V/Div.
TIME = 20µs/DIV. Middle Trace: Output 5V/Div.
R1 = 47k Bottom Trace: Capacitor Voltage 1V/Div. 00785118
R2= 100k
RE= 2.7 k FIGURE 14. 50% Duty Cycle Oscillator
C = 0.01 µF
Note that this circuit will not oscillate if RB is greater than 1/2
FIGURE 13. Linear Ramp R because the junction of R and R cannot bring pin 2
A A B
down to 1/3 V and trigger the lower comparator.
CC
www.national.com
Physical Dimensions inches (millimeters) unless otherwise noted
www.national.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP9111C2) and Banned Substances
and Materials of Interest Specification (CSP9111S2) for regulatory environmental compliance. Details may be found at:
www.national.com/quality/green.
Lead free products are RoHS compliant.