Scribd
Upload
22 views2 pages

Dut V

This document contains a module definition for a design with the following characteristics: - It has inputs for a clock, reset, and enables for two actions - It has outputs for ready signals and a 32-bit next value - The next value is computed by XORing the current register value with an input - The register value is conditionally updated depending on the enable signals

Uploaded by

electro123e
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
22 views2 pages

Dut V

This document contains a module definition for a design with the following characteristics: - It has inputs for a clock, reset, and enables for two actions - It has outputs for ready signals and a 32-bit next value - The next value is computed by XORing the current register value with an input - The register value is conditionally updated depending on the enable signals

Uploaded by

electro123e
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
You are on page 1/ 2

//

// Generated by Bluespec Compiler (build d05342e3)


//
// On Mon Oct 23 15:06:00 IST 2023
//
//
// Ports:
// Name I/O size props
// RDY_start O 1 const
// next O 32
// RDY_next O 1 const
// CLK I 1 clock
// RST_N I 1 reset
// next_k I 32
// EN_start I 1
// EN_next I 1
//
// Combinational paths from inputs to outputs:
// next_k -> next
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
`define BSV_RESET_VALUE 1'b1
`define BSV_RESET_EDGE posedge
`else
`define BSV_RESET_VALUE 1'b0
`define BSV_RESET_EDGE negedge
`endif

module dut(CLK,
RST_N,

EN_start,
RDY_start,

next_k,
EN_next,
next,
RDY_next);
input CLK;
input RST_N;

// action method start


input EN_start;
output RDY_start;

// actionvalue method next


input [31 : 0] next_k;
input EN_next;
output [31 : 0] next;
output RDY_next;

// signals for module outputs


wire [31 : 0] next;
wire RDY_next, RDY_start;

// register appx_r
reg [31 : 0] appx_r;
wire [31 : 0] appx_r$D_IN;
wire appx_r$EN;

// inputs to muxes for submodule ports


wire [31 : 0] MUX_appx_r$write_1__VAL_2;

// action method start


assign RDY_start = 1'd1 ;

// actionvalue method next


assign next = appx_r ^ next_k ;
assign RDY_next = 1'd1 ;

// inputs to muxes for submodule ports


assign MUX_appx_r$write_1__VAL_2 =
appx_r[0] ?
{ 1'd1,
appx_r[31:8],
~appx_r[7],
appx_r[6],
~appx_r[5],
appx_r[4],
~appx_r[3:1] } :
{ 1'd0, appx_r[31:1] } ;

// register appx_r
assign appx_r$D_IN = EN_start ? 32'hb374899b : MUX_appx_r$write_1__VAL_2 ;
assign appx_r$EN = EN_next || EN_start ;

// handling of inlined registers

always@(posedge CLK)
begin
if (RST_N == `BSV_RESET_VALUE)
begin
appx_r <= `BSV_ASSIGNMENT_DELAY 32'd1;
end
else
begin
if (appx_r$EN) appx_r <= `BSV_ASSIGNMENT_DELAY appx_r$D_IN;
end
end

// synopsys translate_off
`ifdef BSV_NO_INITIAL_BLOCKS
`else // not BSV_NO_INITIAL_BLOCKS
initial
begin
appx_r = 32'hAAAAAAAA;
end
`endif // BSV_NO_INITIAL_BLOCKS
// synopsys translate_on
endmodule // dut

You might also like