0% found this document useful (0 votes)
35 views

Lecture5 Chapter3 - Exclusive-Or Function and Its Applications in Digital Design

1) The document discusses the exclusive-OR (XOR) function and its applications in digital design such as parity generation and checking. XOR performs the function of outputting 1 only if one input is 1 but not both. 2) It explains how XOR can be used to implement odd and even functions. An odd function outputs 1 if an odd number of inputs are 1, while an even function outputs 1 if an even number are 1. 3) Parity generation and checking are described as applications of XOR. A parity bit is added to a message to make the total number of 1's either odd or even for error detection during transmission.

Uploaded by

Ayesha Hussain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
35 views

Lecture5 Chapter3 - Exclusive-Or Function and Its Applications in Digital Design

1) The document discusses the exclusive-OR (XOR) function and its applications in digital design such as parity generation and checking. XOR performs the function of outputting 1 only if one input is 1 but not both. 2) It explains how XOR can be used to implement odd and even functions. An odd function outputs 1 if an odd number of inputs are 1, while an even function outputs 1 if an even number are 1. 3) Parity generation and checking are described as applications of XOR. A parity bit is added to a message to make the total number of 1's either odd or even for error detection during transmission.

Uploaded by

Ayesha Hussain
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 14

Chapter3: Gate-Level Minimization

Lecture5- Exclusive-OR Function and it’s


Applications in Digital Design
Engr. Arshad Nazir, Asst Prof
Dept of Electrical Engineering
Fall 2023 SEECS 1
Spring 2023 2
Objectives
• Study Exclusive-OR function, and Applications in Digital
Design
• Odd and Even Functions
• Parity Generation and Checking Circuits

Spring 2023 3
Exclusive-OR Function
• Exclusive-OR (XOR) performs the following function
x  y = xy′ + x′y
• This function is equal to one only if one of x or y is equal to one
but not both.
• Exclusive NOR (XNOR) can be generated by taking the
complement of an XOR operation
(x  y)′ = xy + x′y′
• XNOR is also known as equivalence
• The following identities apply to XOR
x0=x
x  1 = x′
xx=0
x  x′ = 1
x  y′ = x′  y = (x  y)′
• XOR is also commutative and associative
AB=BA
(A  B)  C = A  (B  C) = A  B  C
Spring 2023 4
Exclusive-NOR Function

Spring 2023 5
Exclusive-OR Implementation using
NAND gates

Spring 2023 6
Odd and Even Functions
• The XOR operation with three or more variables can be converted into an ordinary Boolean
function by replacing the  with its equivalent Boolean expression
A  B  C = (A  B) . C′ + (A  B)′ . C= (AB′ + A′B)C′ + (AB + A′B′)C [As (A  B)′ = AB + A′B′]
=AB′C′ + A′BC′ + ABC + A′B′C= ∑(1, 2, 4, 7)
• This function is equal to 1 only if one variable is equal to 1 or if all three variables are equal
to 1.
➢ This implies that an odd number of variables must be one. This is defined as an odd
function.
• The complement of an odd function is an even function.

Spring 2023 7
Odd and Even Functions Cont…
• The three input odd function is implemented by means of 2-input
exclusive- OR gates
• The complement of an odd function (i.e., even function) is
obtained by replacing the output gate with an exclusive- NOR gate

Spring 2023 8
Odd and Even Functions Cont…
• The definition of Odd and Even functions can be extended to
functions with more than three variables as shown in the
following maps.

Spring 2023 9
Parity Generation and Checking
• Exclusive-OR (XOR) functions are very useful in systems requiring
error-detection and correction codes.
• Parity bit is for the purpose of detecting errors. It is an extra bit
added to make the total number of 1’s either odd or even
• The message including the parity bit is transmitted and then
checked at the receiving end for errors
• An error is detected if the checked parity does not correspond
with the one transmitted
➢ A circuit that generates a parity bit is called a parity
generator.
➢ The circuit that checks the parity is called a parity checker.

Spring 2023 10
Parity Generation and Checking Cont…
• Following is the truth table for even parity generator

• The three bits x, y and z constitute the message and are inputs. The
parity bit P is the output
• P must be generated to make the total number of 1’s even. So P
constitutes the odd function (three variable exclusive- OR function)
Spring 2023 11
Parity Generation and Checking Cont…
•The four bits are received
by the parity checker
circuit.
•The same parity technique
is used both at transmitting
and receiving terminals.
•The parity checker circuit
will output 1 whenever, the
odd number of input
variables are 1 i.e even
parity.
•Truth Table for even parity
checker is listed to the left

Spring 2023 12
Parity Generation and Checking cont…
• The parity checker can also be implemented with exclusive- OR
gates
• parity check: C = x  y Å z Å P
➢ C=1: an odd number of data bit error
➢ C=0: correct or an even number of data bit error

Spring 2023 13
The End

Spring 2023 14

You might also like