0% found this document useful (0 votes)
22 views79 pages

Module 3b Verilog Constructs To GATES

The document discusses various Verilog constructs for modeling digital logic gates and circuits, including continuous and procedural assignment statements, blocking and non-blocking assignments, logical and relational operators, conditional expressions like if/else statements and case/casex/casez, always blocks and loops for modeling latches and flip-flops, functions, tasks, module instantiation, and parameterized designs.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
22 views79 pages

Module 3b Verilog Constructs To GATES

The document discusses various Verilog constructs for modeling digital logic gates and circuits, including continuous and procedural assignment statements, blocking and non-blocking assignments, logical and relational operators, conditional expressions like if/else statements and case/casex/casez, always blocks and loops for modeling latches and flip-flops, functions, tasks, module instantiation, and parameterized designs.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 79

Verilog HDL 18EC55

Module 3b
Verilog constructs to Gates

11/25/2020 DEPT. ECE, BGSIT-ACU 1


Continuous Assignment statement

11/25/2020 DEPT. ECE, BGSIT-ACU 2


11/25/2020 DEPT. ECE, BGSIT-ACU 3
11/25/2020 DEPT. ECE, BGSIT-ACU 4
Procedural Assignment statement

11/25/2020 DEPT. ECE, BGSIT-ACU 5


Blocking Procedural assignment

11/25/2020 DEPT. ECE, BGSIT-ACU 6


11/25/2020 DEPT. ECE, BGSIT-ACU 7
Non-blocking procedural assignment

11/25/2020 DEPT. ECE, BGSIT-ACU 8


11/25/2020 DEPT. ECE, BGSIT-ACU 9
11/25/2020 DEPT. ECE, BGSIT-ACU 10
Blocking vs. Non-blocking assignments

11/25/2020 DEPT. ECE, BGSIT-ACU 11


11/25/2020 DEPT. ECE, BGSIT-ACU 12
Blocking vs. Non-blocking assignments

11/25/2020 DEPT. ECE, BGSIT-ACU 13


11/25/2020 DEPT. ECE, BGSIT-ACU 14
11/25/2020 DEPT. ECE, BGSIT-ACU 15
11/25/2020 DEPT. ECE, BGSIT-ACU 16
11/25/2020 DEPT. ECE, BGSIT-ACU 17
11/25/2020 DEPT. ECE, BGSIT-ACU 18
11/25/2020 DEPT. ECE, BGSIT-ACU 19
11/25/2020 DEPT. ECE, BGSIT-ACU 20
Target of Assignment

11/25/2020 DEPT. ECE, BGSIT-ACU 21


11/25/2020 DEPT. ECE, BGSIT-ACU 22
Assignment Restrictions

11/25/2020 DEPT. ECE, BGSIT-ACU 23


11/25/2020 DEPT. ECE, BGSIT-ACU 24
Logical operators

11/25/2020 DEPT. ECE, BGSIT-ACU 25


11/25/2020 DEPT. ECE, BGSIT-ACU 26
Arithmetic Operators

11/25/2020 DEPT. ECE, BGSIT-ACU 27


11/25/2020 DEPT. ECE, BGSIT-ACU 28
11/25/2020 DEPT. ECE, BGSIT-ACU 29
11/25/2020 DEPT. ECE, BGSIT-ACU 30
Relational Operators

11/25/2020 DEPT. ECE, BGSIT-ACU 31


11/25/2020 DEPT. ECE, BGSIT-ACU 32
Equality operators

11/25/2020 DEPT. ECE, BGSIT-ACU 33


11/25/2020 DEPT. ECE, BGSIT-ACU 34
Shift operators

11/25/2020 DEPT. ECE, BGSIT-ACU 35


Vector operations

11/25/2020 DEPT. ECE, BGSIT-ACU 36


Part-selects

11/25/2020 DEPT. ECE, BGSIT-ACU 37


Bit-selects

11/25/2020 DEPT. ECE, BGSIT-ACU 38


Conditional Expression

11/25/2020 DEPT. ECE, BGSIT-ACU 39


Always statement

11/25/2020 DEPT. ECE, BGSIT-ACU 40


If statement

11/25/2020 DEPT. ECE, BGSIT-ACU 41


11/25/2020 DEPT. ECE, BGSIT-ACU 42
Case statement

11/25/2020 DEPT. ECE, BGSIT-ACU 43


11/25/2020 DEPT. ECE, BGSIT-ACU 44
11/25/2020 DEPT. ECE, BGSIT-ACU 45
Casex

11/25/2020 DEPT. ECE, BGSIT-ACU 46


11/25/2020 DEPT. ECE, BGSIT-ACU 47
Casez

11/25/2020 DEPT. ECE, BGSIT-ACU 48


11/25/2020 DEPT. ECE, BGSIT-ACU 49
11/25/2020 DEPT. ECE, BGSIT-ACU 50
Inferring latches

11/25/2020 DEPT. ECE, BGSIT-ACU 51


11/25/2020 DEPT. ECE, BGSIT-ACU 52
Loop statement

11/25/2020 DEPT. ECE, BGSIT-ACU 53


11/25/2020 DEPT. ECE, BGSIT-ACU 54
11/25/2020 DEPT. ECE, BGSIT-ACU 55
Modeling Flip-flops

11/25/2020 DEPT. ECE, BGSIT-ACU 56


11/25/2020 DEPT. ECE, BGSIT-ACU 57
11/25/2020 DEPT. ECE, BGSIT-ACU 58
11/25/2020 DEPT. ECE, BGSIT-ACU 59
Functions

11/25/2020 DEPT. ECE, BGSIT-ACU 60


11/25/2020 DEPT. ECE, BGSIT-ACU 61
11/25/2020 DEPT. ECE, BGSIT-ACU 62
Tasks

11/25/2020 DEPT. ECE, BGSIT-ACU 63


11/25/2020 DEPT. ECE, BGSIT-ACU 64
11/25/2020 DEPT. ECE, BGSIT-ACU 65
11/25/2020 DEPT. ECE, BGSIT-ACU 66
11/25/2020 DEPT. ECE, BGSIT-ACU 67
Using values x and z

11/25/2020 DEPT. ECE, BGSIT-ACU 68


11/25/2020 DEPT. ECE, BGSIT-ACU 69
11/25/2020 DEPT. ECE, BGSIT-ACU 70
11/25/2020 DEPT. ECE, BGSIT-ACU 71
Gate level modeling

11/25/2020 DEPT. ECE, BGSIT-ACU 72


11/25/2020 DEPT. ECE, BGSIT-ACU 73
Module Instantiation Statement

11/25/2020 DEPT. ECE, BGSIT-ACU 74


11/25/2020 DEPT. ECE, BGSIT-ACU 75
11/25/2020 DEPT. ECE, BGSIT-ACU 76
Parameterized Designs

11/25/2020 DEPT. ECE, BGSIT-ACU 77


11/25/2020 DEPT. ECE, BGSIT-ACU 78
11/25/2020 DEPT. ECE, BGSIT-ACU 79

You might also like