Jalr
Jalr
Jalr
LM339-MIL
SNOSD54 – JUNE 2017
• Limit Comparators
• Simple Analog-to-Digital Converters (ADCs)
• Pulse, Squarewave, and Time Delay Generators
• Wide Range VCO; MOS Clock Timers
• Multivibrators and High-Voltage Digital Logic
Gates
Noninverting Comparator With Hysteresis One-Shot Multivibrator With Input Lockout
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM339-MIL
SNOSD54 – JUNE 2017 www.ti.com
Table of Contents
1 Features .................................................................. 1 8 Application and Implementation ........................ 10
2 Applications ........................................................... 1 8.1 Application Information............................................ 10
3 Description ............................................................. 1 8.2 Typical Application .................................................. 10
4 Revision History..................................................... 2 8.3 System Examples ................................................... 11
5 Pin Configuration and Functions ......................... 3 9 Power Supply Recommendations...................... 17
6 Specifications......................................................... 4 10 Layout................................................................... 17
6.1 Absolute Maximum Ratings ...................................... 4 10.1 Layout Guidelines ................................................. 17
6.2 ESD Ratings.............................................................. 4 10.2 Layout Example .................................................... 17
6.3 Recommended Operating Conditions....................... 5 11 Device and Documentation Support ................. 18
6.4 Thermal Information .................................................. 5 11.1 Documentation Support ........................................ 18
6.5 Electrical Characteristics........................................... 6 11.2 Receiving Notification of Documentation Updates 18
6.6 Typical Characteristics .............................................. 7 11.3 Community Resources.......................................... 18
7 Detailed Description .............................................. 8 11.4 Trademarks ........................................................... 18
7.1 Overview ................................................................... 8 11.5 Electrostatic Discharge Caution ............................ 18
7.2 Functional Block Diagram ......................................... 8 11.6 Glossary ................................................................ 18
7.3 Feature Description................................................... 8 12 Mechanical, Packaging, and Orderable
7.4 Device Functional Modes.......................................... 9 Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Pin Functions
PIN
TYPE DESCRIPTION
NO. NAME
1 OUTPUT2 O Output, Channel 2
2 OUTPUT1 O Output, Channel 1
3 V+ P Positive Supply
4 INPUT1- I Inverting Input, Channel 1
5 INPUT1+ I Noninverting Input, Channel 1
6 INPUT2- I Inverting Input, Channel 2
7 INPUT2+ I Noninverting Input, Channel 2
8 INPUT3- I Inverting Input, Channel 3
9 INPUT3+ I Noninverting Input, Channel 3
10 INPUT4- I Inverting Input, Channel 4
11 INPUT4+ I Noninverting Input, Channel 4
12 GND P Ground
13 OUTPUT4 O Output, Channel 4
14 OUTPUT3 O Output, Channel 3
6 Specifications
6.1 Absolute Maximum Ratings
(1) (2)
See
MIN MAX UNIT
Supply voltage, V+ 36
Differential input voltage (3) 36 VDC
Input voltage –0.3 36
Input current (VIN ≤ 0.3 VDC) (4) 50 mA
PDIP 1050
Power dissipation (5) Cavity DIP 1190 mW
SOIC package 760
Output short-circuit to GND (6) Continuous
Storage temperature, Tstg −65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Refer to RETS139X for military specifications.
(3) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode
range, the comparator will provide a proper output state. The low input voltage state must not be less than −0.3 VDC (or 0.3 VDC below
the magnitude of the negative power supply, if used) (at 25°C).
(4) This input current will only exist when the voltage at any of the input leads is driven negative. It is because of the collector-base junction
of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is
also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go
to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive
and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than −0.3 VDC (at
25°C).
(5) For operating at high temperatures, the device must be derated based on a 125°C maximum junction temperature and a thermal
resistance of 95°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The low bias
dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (PD ≤ 100 mW), provided the output
transistors are allowed to saturate.
(6) Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground,
the maximum output current is approximately 20 mA independent of the magnitude of V+.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
(1) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the
state of the output so no loading change exists on the reference or input lines.
(2) The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end
of the common-mode voltage range is V+ −1.5 V at 25°C, but either or both inputs can go to 30 VDC without damage, independent of the
magnitude of V+.
(3) The response time specified is a 100-mV input step with 5-mV overdrive. For larger overdrive signals 300 ns can be obtained, see
typical performance characteristics section.
(4) Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode
range, the comparator will provide a proper output state. The low input voltage state must not be less than −0.3 VDC (or 0.3 VDCbelow
the magnitude of the negative power supply, if used) (at 25°C).
Figure 3. Output Saturation Voltage Figure 4. Response Time for Various Input Overdrives—
Negative Transition
7 Detailed Description
7.1 Overview
The LM339-MIL device is a monolithic quad of independently functioning comparators designed to meet the
requirements for a medium-speed, TTL-compatible comparator for industrial applications. Because no
antisaturation clamps are used on the output, such as a Baker clamp or other active circuitry, the output leakage
current in the OFF state is typically 0.1 nA. This OFF-state current level makes the device ideal for system
applications where switching a node to ground while leaving it totally unaffected in the OFF state is desired.
Other features include single supply, low-voltage operation with an input common mode range from ground up to
approximately one volt below VCC . The output is an uncommitted collector so it may be used with a pullup
resistor and a separate output supply to give switching levels from any voltage up to 36 V down to a V CE SAT
above ground (approximately 100 mV), sinking currents up to 16 mA. The open-collector output configuration
allows the device to be used in wired-OR configurations, such as a window comparators.
The device can also be used as a single pole switch to ground, leaving the switched node unaffected while in the
OFF state. Power dissipation with all four comparators in the OFF state is typically 4 mW from a single 5-V
supply (1 mW/comparator).
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
VO
Voltage (V)
VIN
0
0 125 250 375 500 625 750 875 1000
Time (µs)
C002
(V+= 15 VDC)
Figure 20. Inverting Comparator With Hysteresis Figure 21. Squarewave Oscillator
(V+= 15 VDC) (V+= 15 VDC)
(V+= 15 VDC)
Figure 28. Transducer Amplifier Figure 29. Zero Crossing Detector (Single Power
(V+= 15 VDC) Supply)
(V+= 15 VDC)
10 Layout
11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 30-Sep-2021
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 5-Jan-2022
TUBE
Pack Materials-Page 1
PACKAGE OUTLINE
J0014A SCALE 0.900
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
1
14
12X .100
[2.54] 14X .014-.026
14X .045-.065 [0.36-0.66]
[1.15-1.65]
.010 [0.25] C A B
.754-.785
[19.15-19.94]
7 8
C SEATING PLANE
.308-.314
[7.83-7.97]
AT GAGE PLANE
4214771/A 05/2017
NOTES:
1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.
www.ti.com
EXAMPLE BOARD LAYOUT
J0014A CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
(.300 ) TYP
[7.62] SEE DETAIL B
SEE DETAIL A
1 14
12X (.100 )
[2.54]
SYMM
14X ( .039)
[1]
7 8
SYMM
METAL
4214771/A 05/2017
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated