0% found this document useful (0 votes)
23 views8 pages

Exam 5 and 6 Digital Systems and Peripherals

The document discusses a digital systems and peripherals exam taken on October 4th, 2022 that covered topics like interrupts, direct memory access, input/output modules, and memory systems. It provides 15 multiple choice questions about these topics and shows the answers selected.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
23 views8 pages

Exam 5 and 6 Digital Systems and Peripherals

The document discusses a digital systems and peripherals exam taken on October 4th, 2022 that covered topics like interrupts, direct memory access, input/output modules, and memory systems. It provides 15 multiple choice questions about these topics and shows the answers selected.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 8

Digital systems and peripherals

1. My courses
2. Digital systems and peripherals
3. Examination mode : Week 6
Started intuesday, october 4, 2022, 10:15 am
StateFinished
Finished intuesday, october 4, 2022, 11:00 am
Time spent45 mins 5 seconds
Points15.0/15.0
Rating10.0 out of a total of 10.0(100%)
Feedback
Excellent, keep it up!
commentary
Question1
Completed
Score 1.0 out of 1.0

Flag the question

What is the process called when sending or extracting data from a


device to perform an update?

Select one:
Probe

Program

Interruption

Service

Your answer is correct.


Question2
Completed
Score 1.0 out of 1.0
Flag the question

What is the access method where memory is organized in data units


called 'records' and access must be done following a specific linear
sequence?

Select one:
Shortcut

Associative
Sequential access

Random access

Your answer is correct.


Question3
Completed
Score 1.0 out of 1.0

Flag the question

What is the system that allows us to control which interrupt request


is handled first?
Select one:
Priority System
I/O requests
Linking System

Masking
Your answer is correct.
Question4
Completed
Score 1.0 out of 1.0
Flag the question

What type of interrupts are set through a program and can also
invoke service routines?
Select one:
Probe
Input/Output
PIC

Software
Your answer is correct.
Question5
Completed
Score 1.0 out of 1.0

Flag the question

Which device does the CPU use to select peripheral devices in polling?

Select one:
Input/Output
Multiplexer

Control

Microprocessor

Your answer is correct.


Question6
Completed
Score 1.0 out of 1.0
Flag the question

What is the most viable option for transferring large amounts of data?
Select one:
Use interrupt I/O
Using the DMA module
Using the CPU bus

Use I/O per program


Your answer is correct.
Question7
Completed
Score 1.0 out of 1.0

Flag the question

In software interrupts, who sets the first five interrupts?

Select one:
TWO

BIOS

Intel

I/O
Your answer is correct.
Question8
Completed
Score 1.0 out of 1.0

Flag the question


Which module allows the processor to service a wide variety of
peripheral devices and present them in an abstract form while hiding
the complex parts?
Select one:
Memory
ALU
Control

Input/Output
Your answer is correct.
Question9
Completed
Score 1.0 out of 1.0

Flag the question

What are the devices that allow communication with sensors and
actuators working independently in the computer environment?
Select one:
Communication with other processors
Of data storage
Data presentation

Data acquisition
Your answer is correct.
Question10
Completed
Score 1.0 out of 1.0

Flag the question

What does cycle theft mean?


Select one:
The DMA accesses the bus only in the cycles in which the CPU does
not use it.
The DMA takes control of the bus and does not release it until a block
has been transmitted.

DMA takes control of the bus and holds it for a single cycle

The DMA releases control of the bus until a block has been
transmitted.
Your answer is correct.
Question11
Completed
Score 1.0 out of 1.0

Flag the question

What is the element that manages interrupts according to a priority


mechanism, which accepts service requests from peripherals?

Select one:
PIC controller

Exception
Direct memory access

Interruption

Your answer is correct.


Question12
Completed
Score 1.0 out of 1.0

Flag the question

What is a function or requirement of the I/O modules?


Select one:
Error detection
Linking the memory to the CPU
Memory sweep

DMA controller

Your answer is correct.


Question13
Completed
Score 1.0 out of 1.0

Flag the question

What are the characteristics to classify a memory system?


Select one:
Location and Capacity
Hosting and data
Ownership and Link

Communication and Liaison


Your answer is correct.
Question14
Completed
Score 1.0 out of 1.0

Flag the question

What is the communication in which there is no common clock


between the I/O module and the peripheral although both have their
own clock to generate and sample the information.
Select one:
Parallel
Series
Synchronous

Asynchronous
Your answer is correct.
Question15
Completed
Score 1.0 out of 1.0

Flag the question

What is the method the CPU uses to service peripherals, sequentially


querying each peripheral device at certain intervals to see if it needs
your attention?
Select one:
Probe
Software
Program

Interruptions
Your answer is correct.

You might also like