Scribd
Upload
55 views10 pages

26 DigitalDesignx2

The document discusses digital system implementation using CMOS technology. It describes how CMOS devices like transistors function and how basic logic gates, transmission gates, tri-state buffers, and flip-flops are constructed at the transistor level. Integrated circuits, printed circuit boards, and other physical implementation aspects are also covered at a high level.

Uploaded by

api-3742890
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
55 views10 pages

26 DigitalDesignx2

The document discusses digital system implementation using CMOS technology. It describes how CMOS devices like transistors function and how basic logic gates, transmission gates, tri-state buffers, and flip-flops are constructed at the transistor level. Integrated circuits, printed circuit boards, and other physical implementation aspects are also covered at a high level.

Uploaded by

api-3742890
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 10

Digital Design and System Implementation

 Overview of Physical Implementations


 CMOS devices
 CMOS transistor circuit functional behavior
 Basic logic gates
 Transmission gates
 Tri-state buffers
 Flip-flops vs. latches revisited

CS 150 – Fall 2005 - Lec #26 – Digital Design – 1

Overview of Physical Implementations


The stuff out of which we make systems
 Integrated Circuits (ICs)
 Combinational logic circuits, memory elements, analog interfaces
 Printed Circuits (PC) boards
 substrate for ICs and interconnection, distribution of CLK, Vdd, and
GND signals, heat dissipation
 Power Supplies
 Converts line AC voltage to regulated DC low voltage levels
 Chassis (rack, card case, ...)
 holds boards, power supply, fans, provides physical interface to user
or other systems
 Connectors and Cables

CS 150 – Fall 2005 - Lec #26 – Digital Design – 2


Integrated Circuits
 Primarily Crystalline Silicon
 1mm - 25mm on a side
 100 - 200M transistors
 (25 - 50M “logic gates")
 3 - 10 conductive layers
 2005 - feature size ~ 90nm = 0.09 x 10-6 m
 “CMOS” most common -
Chip in Package complementary metal oxide semiconductor

 Package provides:
 spreading of chip-level signal paths to
board-level
 heat dissipation.
 Ceramic or plastic with gold wires
CS 150 – Fall 2005 - Lec #26 – Digital Design – 3

Printed Circuit Boards

 fiberglass or ceramic
 1-25 conductive layers
 1-20in on a side
 IC packages are
soldered down

Multichip Modules (MCMs)


 Multiple chips directly connected to a substrate
(silicon, ceramic, plastic, fiberglass) without chip packages

CS 150 – Fall 2005 - Lec #26 – Digital Design – 4


Integrated Circuits
 Moore’s Law has fueled innovation for the last 3 decades

 “Number of transistors on a die doubles every 18 months.”


 What are the consequences of Moore’s law?
CS 150 – Fall 2005 - Lec #26 – Digital Design – 5

Integrated Circuits
 Uses for digital IC technology today:
 Standard microprocessors
 Used in desktop PCs, and embedded applications (ex: automotive)
 Simple system design (mostly software development)
 Memory chips (DRAM, SRAM)
 Application specific ICs (ASICs)
 custom designed to match particular application
 can be optimized for low-power, low-cost, high-performance
 high-design cost / relatively low manufacturing cost
 Field programmable logic devices (FPGAs, CPLDs)
 customized to particular application after fabrication
 short time to market
 relatively high part cost
 Standardized low-density components
 still manufactured for compatibility with older system designs
CS 150 – Fall 2005 - Lec #26 – Digital Design – 6
CMOS Devices
 MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Top View

Cross Section

nFET
The gate acts like a capacitor. A high voltage on
the gate attracts charge into the channel. If a
voltage exists between the source and drain a pFET
current will flow. In its simplest
approximation, the device acts like a switch.
CS 150 – Fall 2005 - Lec #26 – Digital Design – 7

Transistor-level Logic Circuits


 Inverter (NOT gate):  NAND gate

 Note:
 out = 0 iff both a AND b = 1
therefore out = (ab)’
How about AND gate?  pFET network and nFET network are
duals of one another.

CS 150 – Fall 2005 - Lec #26 – Digital Design – 8


Transistor-level Logic Circuits
Simple rule for wiring up MOSFETs:
 nFET is used only to pass logic zero
 pFet is used only to pass logic one
 For example, NAND gate:

Note: This rule is sometimes violated


by expert designers under special conditions
CS 150 – Fall 2005 - Lec #26 – Digital Design – 9

Transistor-level Logic Circuits


 NAND gate  NOR gate

 Note:
 out = 0 iff both a OR b = 1
therefore out = (a+b)’
 Again pFET network and nFET
network are duals of one another
Other more complex functions are possible. Ex: out = (a+bc)’
CS 150 – Fall 2005 - Lec #26 – Digital Design – 10
Transmission Gate

 Transmission gates are the way to build “switches” in CMOS


 In general, both transistor types are needed:
 nFET to pass zeros
 pFET to pass ones

 The transmission gate is bi-directional (unlike logic gates)

 Does not directly connect to Vdd and GND, but can be combined with
logic gates or buffers to simplify many logic structures

CS 150 – Fall 2005 - Lec #26 – Digital Design – 11

Pass-Transistor Multiplexer
 2-to-1 multiplexer:
c = sa + s’b

 Switches simplify the


implementation:
s
a
c
s’
b

CS 150 – Fall 2005 - Lec #26 – Digital Design – 12


4-to-1 Pass-transistor Mux
 The series connection of
pass-transistors in each
branch effectively forms the
AND of s1 and s0 (or their
complement)

 20 transistors

CS 150 – Fall 2005 - Lec #26 – Digital Design – 13

Alternative 4-to-1 Multiplexer

 This version has less


delay from in to out
 Care must be taken to
avoid turning on multiple
paths simultaneously
(shorting together the
inputs)

36 Transistors

CS 150 – Fall 2005 - Lec #26 – Digital Design – 14


Tri-state Buffers
Tri-state Buffer:  Transistor circuit for
inverting tri-state buffer:

“high impedance”
(output disconnected)

 Variations

Inverting buffer Inverted enable “transmission gate”

CS 150 – Fall 2005 - Lec #26 – Digital Design – 15

Tri-state Buffers
Tri-state buffers are used when multiple circuits all connect to a common bus.
Only one circuit at a time is allowed to drive the bus. All others “disconnect”.

 Bidirectional  Busses:
connections:

CS 150 – Fall 2005 - Lec #26 – Digital Design – 16


Tri-state Based Multiplexer
 Multiplexer  Transistor Circuit for
inverting multiplexer:

If s=1 then c=a else c=b

CS 150 – Fall 2005 - Lec #26 – Digital Design – 17

D-type Edge-triggered Flip-flop


 The edge of the clock is used to
sample the "D" input & send it to
"Q” (positive edge triggering)
 At all other times the output Q is
independent of the input D (just
stores previously sampled value)
 The input must be stable for a
short time before the clock edge.

CS 150 – Fall 2005 - Lec #26 – Digital Design – 18


Transistor-level Logic Circuits
Positive Level-sensitive latch:

Latch Transistor Level: Positive Edge-triggered flip-


clk’ flop built from two level-
sensitive latches:

clk’
clk

clk
CS 150 – Fall 2005 - Lec #26 – Digital Design – 19

State Machines in CMOS


 Two Phase Non-Overlapping Clocking
P1 P2
In Out
R R
1/2 Register Combinational 1/2 Register
E E
Logic
G G

State

CLK
P1
P2
CS 150 – Fall 2005 - Lec #26 – Digital Design – 20

You might also like