Total No. of Questions : 8] SEAT No.

P4299 [Total No. of Pages : 2

9
2:2
[5255]-1054

3:4
M. E. (E & TC) (VLSI & Embedded Systems)

71
2/2 1
DIGITAL CMOS DESIGN

9
01
8 1 30
.23 01 (2017 Pattern)

Time : 3 Hours] 2/1 [Max. Marks : 50

P

Instructions to the candidates:

8.2 G
.24 CE

1) Answer any five questions.

16

2) Assume suitable data if necessary.

3) Neat diagrams must be drawn wherever necessary.

9
2:2
4) Use of nonprogrammable calculator is allowed.
49

3:4
71
91
Q1) a) What is technology scaling? Explain the types & effects in detail. [5]
01
b) Explain any one type of CMOS fabrication process in detail. [5]
30
2/2
01
2/1

Q2) a) Derive the expressions for static & dynamic power dissipations in CMOS
GP
81

logic. Compare these dissipations. [5]

.23

b) Explore delay estimation techniques in detail. [5]

CE
16
8.2

Q3) a) Draw ac equivalent ckt of MOSFET & explain various performance

parameters. [4]
9
.24

2:2

b) Explain various resistances & capacitances pertaining to MOSFET &

49

3:4

wire interconnect that are involved in layout. [4]

71
91

c) Draw layout cross section diagram of CMOS Inverter and mention the
01
30

dimensions. [2]
2/2
01
2/1

Q4) a) Certain logic has load of 10 pF, supply voltage of 1 Volt & operates at
GP
81

1GHz. Calculate total dissipation if number of MOSFETs is 100 & leakage

.23

current per MOSFET is 1 pA. Calculate power delay product for this
CE

logic if propagation delay is 10ps. [4]

16
8.2

b) What is cross talk? What are the sources & solutions? [4]
.24

c) Write note on fan in & fan out. [2]

49

P.T.O.
Q5) a) Design CMOS logic for Y=ABC + D + EF. Calculate active area. Assume
technology of 90 nm. [4]
b) Draw a flip flop using Transmission Gates (TG) & its timing diagram.[4]

9
2:2
c) Explain the concept of tristate logic? [2]

3:4
71
2/2 1
9
01
Q6) a) Draw FSM diagram & write HDL code for 1110 Moore sequence detector.[4]
b) 8 1 30
What are the sources of metastability? What are the solutions? Explore
.23 01
with example. 2/1 [4]
8.2 G
P

c) What are the merits & demerits of Transmission Gates? [2]

.24 CE
16

Q7) a) With the help of schematic, explain the concept of ratioed ckts. [4]

9
2:2
b) Explore domino logic in detail. [4]
49

3:4
c) Write note on materials for performance improvement. [2]
71
91
01
30
2/2

Q8) a) Explain dynamic ckts. [4]

01
2/1

b) What are the methodologies for high speed design? Explain any one of
GP
81

them. [4]
.23
CE

c) What is need of BiCMOS? Explain in brief. [2]

16
8.2

9
.24

2:2
49

3:4

GGG
71
91
01
30
2/2
01
2/1
GP
81
.23
CE
16
8.2
.24
49

[5255]-1054 2