Module 4

Exam-style Questions
1 a Accumulator (1)
b i It stores the address of a memory location or an I/O component about to be used (for reading or
writing). (1)
ii An address as a binary value. (1)
iii The program counter (PC). (1)
c i It holds the instruction currently being executed. (1)
ii An instruction in a binary representation. (1)
iii Memory data register/memory buffer register (no marks given for acronyms). (1)
d 1 mark each for any of the following. (max 5)
 MDR contains a binary code that has been retrieved from memory using the data bus, may be a
datum, an address or an instruction, acts as a buffer to handle different speeds within the CPU and on
the data bus.
 MAR contains an address used to identify the memory location where data is to be stored or from
where data is to be retrieved, the address is transferred to the MAR from the PC
1 mark for each of the following. (max 6)

2 a  Data bus carries ‘data’ (1), which might be a data value, an instruction or an address (1), it carries it
between the processor and memory (1) in either direction (1). (max 2)
 Address bus carries an address (1) from the processor to the memory controller or an I/O component
(just ‘memory’ would also be acceptable) (1). (max 2)
 Control bus carries signals (1) between the processor and system components or devices (1) in either
direction (1) including clock signals (1). (max 2)
b i The number of individual wires that defines the number of bits carried simultaneously. (1)
ii The control bus (1) because it only carries signals which can be just one bit. (1)
iii The width of the address bus defines the number of addresses in memory that can be directly
accessed (1); a 32-bit bus can access 232 addresses, which is around 4 billion (1); a 64-bit bus can
access 264 which is approximately 1.8 × 1019 or about 20 billion (1).

3 a Definitions for MAR, PC, MDR and CIR as per coursebook with full names (8). [] means ‘contents of’ and
[[]] means ‘contents of the contents’ (2). ← indicates transfer from what is indicated on RHS to the
component identified on the LHS (1).
b 1 mark each for any of the following. (max 4)
 The first statement indicates an internal transfer between registers. However, when the very first
instruction is to be fetched there must be an address transferred into the PC (1) using the data bus (1).
 For the third statement, the address bus carries the address of the memory location (1) to the
memory controller (1), which then allows the data bus to retrieve the address content (1) and carry
this to the MDR (1).
 The other two statements involve only actions internal to the processor.

© Cambridge University Press 2019

 4 This is Question 5 in 9608 Paper 13 June 2015. At the time of writing the published mark scheme is available
on the Cambridge International School Support Hub (requires registration). The Examiners Report for the June
2015 series is also available there and this may contain comments specific to this question.
The following are what the author of this chapter in the Teacher Resource would suggest as reasonable
answers with alternatives suggested where appropriate. Where a suggested answer includes bullet points,
each bullet point would be worth one mark up to the maximum mark allocation for the question.
a Learners must see that the question is asking about the components of the system bus, so ‘system bus’
should not be included in the answer. Here are three possible names:
The data bus:
 is a bidirectional bus
 carries data where an individual datum could be a value, an instruction or an address.
The address bus:
 is a unidirectional bus
 carries an address from the CPU to the memory controller or to the I/O controller.
The control bus:
 is a bidirectional bus
 carries control or timing signals
 has a smaller width than either the address bus or the data bus.
b i There is an addition of 1 to the contents of the Program Counter and the result is stored in the
Program Counter. The effect can be described as the Program Counter being incremented.
ii The Memory Address Register contains an address. The contents of that address are copied to the
Memory Data Register.
iii The contents of the Memory Address Register are copied to the Current Instruction Register.
c The question asks only for what happens to registers. This can only be answered if it is understood that 35
is an operand, which is an address. There are then only two actions to describe:
 Address 35 is copied into the Memory Address Register.
 The contents of address 35 are loaded into the accumulator.
d i There are only two marks available, so two points will be sufficient:
 An interrupt is a signal.
 The signal is sent from a device in use or from currently running software to indicate that it needs
the attention of the processor.
ii The following statements relate to the immediate action when an interrupt is detected:
 The processor discontinues the processing that is underway.
 The contents of the registers are stored in memory so that the process can be re-started later.
 An interrupt service routine is initiated by loading the address of its first instruction into the
Program Counter.
When the interrupt has been serviced, the previously running process is loaded into the CPU so that
execution can continue.
However, checking for an interrupt is the final step in each iteration of the fetch–execute cycle. This
means that the servicing of an interrupt can itself be subject to an interrupt. Therefore, the processor
checks:

© Cambridge University Press 2019

  for the presence of an interrupt following the execution of each instruction
 whether or not the interrupt flag has been set.
Cambridge International AS & A Level Computer Science 9608 paper 13 Q5 June 2015

5 This is Question 3 in 9608 Paper 11 June 2016. At the time of writing the published mark scheme is available
on the Cambridge International School Support Hub (requires registration). The Examiners Report for the June
2016 series is also available there and this may contain comments specific to this question.
The following are what the author of this chapter in the Teacher Resource would suggest as reasonable
answers with alternatives suggested where appropriate. Where a suggested answer includes bullet points,
each bullet point would be worth one mark up to the maximum mark allocation for the question.
a The question does not ask for the actions to be described in order. However, this is the best way to
approach the answer:
 The Program Counter holds the address of the next instruction to be fetched.
 This address is copied to the Memory Address Register.
 The content of the Program Counter is incremented.
 The instruction held in the address in the Memory Address Register is loaded into the Memory Data
Register.
 This is then copied to the Current Instruction Register.
b The statement identifiers are inserted in the order B, D, A, C. The text with the statements inserted would
read as follows:
 At the end of the cycle for the current instruction the processor checks if there is an interrupt.
 If the interrupt flag is set, the register contents are saved, the address of the Interrupt Service Routine
(ISR) is loaded to the Program Counter (PC) and when the ISR completes, the processor restores the
register contents.
 The interrupted program continues its execution.
Cambridge International AS & A Level Computer Science 9608 paper 11 Q3 June 2016

© Cambridge University Press 2019