Open navigation menu
Close suggestions
Search
Search
en
Change Language
Upload
Sign in
Sign in
Download free for days
0 ratings
0% found this document useful (0 votes)
75 views
SoC Assignment
Uploaded by
AMIT VERMA
Copyright
© © All Rights Reserved
Available Formats
Download as PDF or read online on Scribd
Download now
Download
Save SoC Assignment For Later
Download
Save
Save SoC Assignment For Later
0%
0% found this document useful, undefined
0%
, undefined
Embed
Share
Print
Report
0 ratings
0% found this document useful (0 votes)
75 views
SoC Assignment
Uploaded by
AMIT VERMA
Copyright
© © All Rights Reserved
Available Formats
Download as PDF or read online on Scribd
Download now
Download
Save SoC Assignment For Later
Carousel Previous
Carousel Next
Save
Save SoC Assignment For Later
0%
0% found this document useful, undefined
0%
, undefined
Embed
Share
Print
Report
Download now
Download
You are on page 1
/ 16
Search
Fullscreen
logy Summer Special Semester 2021-2022 ECES024 ~ System-on-Chip Design M.Tech VLSI Design School of Electronics Engineering Vellore Institute of Technology Name: Abhishek Jha Register Number:21MVD0126 Slot: B1+B2+TB1+TB2Quahion > Explin she NOC idaconndion studies sn decile 1, atboowe om Chip (Nol) Jc a rifiouk — beatd tomausrtoiter Syelem belie, the moduls
Te cpslogy of ax Tnkbeonrackion dyes Aha physical Cup | sole Alam < These one a) Duet Nets > Th Ovwct nilverk Lopolyies,, ach node has dud psithte- pear Links te & dubsel of, than nodes in te Cabled rug ing ‘Nodes . The nodes teniest Of 7 blocks And/or rurrasetes as will od NI blacks urtucl ast, as Mottrs he, poi is vonneled ste: the Jil of nayahbsrarg. Lhes the dbwct nalisork nodes has dhe propedy thot as dre number 4 modes ‘in tho Satin "satseanos, de Aalal available com io hedustcth, alse LrcHeaaes *lil fe] i Print : IT] | | Fy, faint 10 Potal- Mesh Disuct Naieoek - 9 Dasac Nebioork b) Tndiwet Netivern Topslopres > Th Tncltuct, disor Tepelggis ach node, ds wonedled te an esdinnal duster and Austtehas have paiah be point Links tp ethos Awilehs The NT ausuited ‘with Lace nods (onnacts te o port of a Aaideh + Ore of Simplest Undisuct nivorks js co Urombar , where zach PE node,Tygon and adhoc nelwork topologies ere us wg of, ahored bus ,doud and ec ea Lopstonies » he gee! of Jrest Appologas Js de Jnprease avéulable Dandux! ay tempoud te dsedibenad Sroneh buses and suduce tho dis fare bobiven nodes 2d Lom aned Je dict and Un duct niles - oO a ee oo i] Do (eel oo oe (B) Calan buted hybrad (nearing ) peloyy2) Swedrsny Straleyies > “the NoC ng Sbrakog dalam he dala ig rh Fe oos "sg ol ine ON ata, bransfr applied ily Teatlqe- a Qne seu da pain: ie susered men reader fit Fraverses Sha network ra Dounce do dleshinaleon: » Husi¥ ig dni ks lng OY 5) Packet Swdehing > In Packet n , Sha packels are Puunilfed cpoom dhe Downe and make Tair Way iribpend delays» 3) Raurhing Algotidnms > Rowh'ns south are Js, ibl 2 Pat . deshinabion « Rout Acthem&s (an Hoa / sto sertaal eee ; dy be classifia) Stoic Yauhe. and dyrarnit_ hud hah: an Sabi. big fd pan De ancl Te ofa blwern A iantilan -b0tte Aner Fouling Dtheme slaw not Jake inter qoeound jhe Coovunt Alecte of the ntierk and Jt unaoove Of dre oad of tis noun ant tha Links. Tn dyn 2 Que made aceon eta oo also rofscrk , onsidlouh dey eee Kid YH and Load on Links In Aouree clwes not Heqpire 0- dushnalien address 40 pocket , any tetiemechate Jesulrg Jablu , os Je colewlate Sa Joule co) Mininal and Non Muryired Rowling s A ge minimal if the Jha Houlrg ane jhe agurte de je tanbiin Us fa wdbe pourbe. Lingte yitioun, tive rece: tn por ruined souling thot” ww no uch con ito’at / and an we donger polis df rrinsireL pols Us net cura'lable ‘No€ Anchote clans > An Not awhilieluro we Pata ply Stns Pae f siding , Houlig » Vnfacey 1 MS dutiibuluon ond cis “Corcuat + Sones Nol anchiticlurts Ora quren bebswd a) fethencl 7 Din Aerthot develope! Philips Je a chen Unclinact noliverk ‘t and tan os BE MoS: Rowton da Ae Harold providle GT as well prowile conlinttan - fre Douret Houlting based 8% TOM -Tra}pe 4s _posimrded by raibons based Orv Met allscalion , ond a& Apne crnsceubue dab i upndceutve pours us useol TB implemenh ny on kabior-, b) | HERMES > HERMES dc a diet nelivork whh # 20 mesh Tepologg and employs we swdlching wath a mrimol yy Routing oulgaxtthn « Syilehes ~ Lonsist «04 loribut Anyi pe piobiroctonel Ports and buppirs i" The pis ‘ sia and dhe afoat Sense fl Ja dhe packe: Size 4S gContain the header flit, The uum bor of, fae as Counted and lempaned 46 sthe fr Nuun ber in the healer unl the ie packet has propagated te ugh HERMES As Cennectionles can he ackre Pan suche cannot pasotde ary fawn oh benans on Labney as: Cc) MAND >Question-2 Summaure tho veeusus Lestborchos used an SoC dusign and Vabrdattion « Selutien-2 “Whe “Keatbenches Can be bxroadlley calegesured th dhe following ways :- dh Testhenches_ Fe veda Tyanmalions + This destbonch Js wed for bus Corbell aud Snbirdpee ceuts ot Whonver dhe bus . , moclel ss useel* Tt venbins tare utama - a) The gereutlin of input shinai for Vobi Trarsaclrn.| 8) Reporte checking iD Testench. ite verify mn ; This. vesdhicaken is Puclieulasl mnpetont WALeopHecess 6A al DsP ‘ Cots L Tr uses an A Me ofp instiuuchio Validation AU opwde Aheuld be neluded in dhu's Testberc| (i) _Regrassien Tealbanch This testbineh tonlains 0 club ducte Shab 36 do-eLopd Se derby appeefy Wath dhe clircowery, of, ery Wud bug » & rd cist be tireluded ain dhe Hageoss Jon Aut Pro Jb targeted Toward Fhe bugs (i) Testhench fpr Code Coverage Jascln the dur ony mussed chon calls, Selinns unused Codes , wong brarehos Julians ,neonect Leo awedw Funthenal) eo oa This JS seni ‘onal Lott an dclual Application Huns Bue ' Je the dots of opal rpunes ,grorelly . & dinitad —ruunden 04 pplication. ople wa cimulolal on Sho ir cheap G> Sub bbock Teatbenches > Lintlid Ja gener o oats «The ti ah Pie block toel = Tau Ut wGnul? bhautd ivclece Hs prspudeis of wo du Saguch past and dba Coubiaints of 19° Jn Sub bck Ttbenohes code (overage mibsucd if enal Colla Ahauld bo wed identify mug Calls ond wrusec taded meth bide Hed loo%, twode tay sland be aceet before ov Dub- black sé Gi) Cota - Level Funchiono Testhenches : Cory lowl duitbonches axe sntlan oe Aub block Leal benole bok ned to be more veanene and well documenta Shee outeit dala Car be y manual Chocki s witable, totjere ae ‘ pusporue is net7) on ch ds necessary for Lhe auctput of a Cex testh dak Core Dock Aming Voticlatim Flaw Fig* Qustion-a Explain the Heuniche Scheduluy Algorithm un Debail. « Goahlen > Scheolubdyy Je cee tiente Of araipning. behowrolural Pan Conkeol np’ theta JS COFG | and cubpur Ue ESM Stless The base dew of, Aduaduling sé to obkun ahs peotist oleaige wethin the guven Constraints > There are tue popular Achadaling Algorithns': i Ac soon as perstble + (ASAP) q@ Aé dab as ible» (ALP) “i Reaaurer Centhairiled Schedubig uct tcheclubtipa) © ASAP Schecluking > : Th impli Aehadleliny ects we at te spice Via overall dotincy of dhe Compataion and cle net Core abou the Murder 4 mus Car -be achtivedl Aimply ihong ach opiralion Un a COPD Aeon ay JE” predecessors have completed wi Tluy Abaligg gue tune de tho name ASAP efor 9 "ps Ak a2 : Passible.”, Conaicloring an example >oEach edge an the COP JS Jaken with She Lotiney 64 tO vote proclucryy That eelge* . we ASAP Ache dulig UF us equi valu do fi hus demgent- pedh: le asscumiing frat math multiplealion oe vhosts a f Candler pes ncing the FG Lee te Pee (scheduled Stok mes) > weighted wre) Ege b) ALAP Scheduling > re Aare p achecbubing. can be i seeking ack apuctron die Longer pur vind the ree Oink! itt node:z Taking another example fo ALAP > » The di as Came as of prewous dxamp led PSAP). A The ALAP Achaolule tant ine 4s ea ee deed ies trae t ak . ; S65 Fig + fale Fug - Edge wughled crt a cCe Node slaits at tho. thot Lach opuuilion. Pe iat Sac pile BLL rao 6 (yobes oveulls c) Lie poheduling > - i 2 aa P Based ph achilles tah by assingorg Ade tHe @rlorded Ant o preony ane mee ee ee wiles oan one vende de bo asaeifed a. giver P pouk vs made y and thon clpandaey om i ut of prscuiion ; thot s¢ whole Fy Example > have F Processes %.h,h, Po Ps 4 - beh and f Ps, Ps, ° Ps as el ent on dxecution only when ey A pendent on fe sand “pe Shep by Stip asecudien of, the process > Gi we howe tw opr preceanes Ae Rand h, 35 executed pout. Gp hadl, gous our of readly Ar ond Py comes un seaoly Lst Therefore h, foandh ve in Neady LikF stow + p, (an @ Slash itt te o3» Assumirg out of Speccusses rwent an The suady ae Ps and Ps gels exeated neat go Pz and me gen of 64, vreasly luo “Yat and & lems in seady List: 4) Phand BR. au in ready Jat news % Rand Js Lxecuted med 5) Ps and Pa gee awl 4 steady List ard -firally Py gels [fs Ps Py i - Ready list Se dtu urhele processes Jakes + wat time - Groal ob a gre Hue do Toxine an ubiicaken and auniove
You might also like
VLSI Testing Solutions BUSHNELL
PDF
No ratings yet
VLSI Testing Solutions BUSHNELL
17 pages
Fast Convolution Cook Toom Algorithm
PDF
No ratings yet
Fast Convolution Cook Toom Algorithm
24 pages
SImple and Compound Interest Notes Lyst6475
PDF
No ratings yet
SImple and Compound Interest Notes Lyst6475
11 pages
advance vlsi mod3
PDF
No ratings yet
advance vlsi mod3
39 pages
AMP assignment 3
PDF
No ratings yet
AMP assignment 3
23 pages
Software Engineer
PDF
No ratings yet
Software Engineer
31 pages
HPC 1 To 6
PDF
No ratings yet
HPC 1 To 6
29 pages
18CS61 Model 1
PDF
No ratings yet
18CS61 Model 1
36 pages
Compiler Design - Unit 1
PDF
No ratings yet
Compiler Design - Unit 1
18 pages
Image To PDF - 29092023 - 145058
PDF
No ratings yet
Image To PDF - 29092023 - 145058
33 pages
Compiler Design - UNIT-4
PDF
No ratings yet
Compiler Design - UNIT-4
20 pages
ES Assignment 1 to 5
PDF
No ratings yet
ES Assignment 1 to 5
41 pages
Embedded MN Handwritten
PDF
No ratings yet
Embedded MN Handwritten
75 pages
DSPA
PDF
No ratings yet
DSPA
20 pages
CA Unit 6
PDF
No ratings yet
CA Unit 6
11 pages
COA Unit - 4 (2-1 Btech Cse)
PDF
No ratings yet
COA Unit - 4 (2-1 Btech Cse)
28 pages
Intro Micro FIN August 24 2017
PDF
No ratings yet
Intro Micro FIN August 24 2017
15 pages
DLCOA
PDF
No ratings yet
DLCOA
32 pages
Ec3492 DSP Unit V Handwritten Notes
PDF
No ratings yet
Ec3492 DSP Unit V Handwritten Notes
29 pages
OS Notes
PDF
No ratings yet
OS Notes
36 pages
Adobe Scan Nov 13, 2024
PDF
No ratings yet
Adobe Scan Nov 13, 2024
35 pages
Computer Architecture (Mid Term)
PDF
No ratings yet
Computer Architecture (Mid Term)
25 pages
micro-paper-solution-4th sem fwu
PDF
No ratings yet
micro-paper-solution-4th sem fwu
44 pages
16a51a0458. Erts PDF
PDF
No ratings yet
16a51a0458. Erts PDF
63 pages
(CD) Unit-3 Intermediate Code Generator
PDF
No ratings yet
(CD) Unit-3 Intermediate Code Generator
25 pages
java oops git jdbc hibernat servlet JSP spbot
PDF
No ratings yet
java oops git jdbc hibernat servlet JSP spbot
31 pages
9.software Engineering
PDF
No ratings yet
9.software Engineering
138 pages
Coa Notes BN
PDF
No ratings yet
Coa Notes BN
36 pages
Ue208085 de
PDF
No ratings yet
Ue208085 de
12 pages
DocScanner Jun 6, 2023 11-37 PM
PDF
No ratings yet
DocScanner Jun 6, 2023 11-37 PM
47 pages
Physical Design Part - 1
PDF
No ratings yet
Physical Design Part - 1
52 pages
Computer Networks Assignment No 01 Solution
PDF
No ratings yet
Computer Networks Assignment No 01 Solution
18 pages
CDC - Unit-4.2 and 4.3
PDF
No ratings yet
CDC - Unit-4.2 and 4.3
10 pages
DSA Model QP-Soln 2023-24
PDF
No ratings yet
DSA Model QP-Soln 2023-24
34 pages
COA Unit 1 Notes
PDF
No ratings yet
COA Unit 1 Notes
86 pages
2Nd Chapt Fybcs - 10 - 07 - 2022 New Doc 10-07-2022 14.06
PDF
No ratings yet
2Nd Chapt Fybcs - 10 - 07 - 2022 New Doc 10-07-2022 14.06
11 pages
PDC Mid
PDF
No ratings yet
PDC Mid
42 pages
MPI Gtu Win. & Sum.2022
PDF
No ratings yet
MPI Gtu Win. & Sum.2022
65 pages
SE
PDF
No ratings yet
SE
28 pages
CD Unit 4 Notes
PDF
No ratings yet
CD Unit 4 Notes
12 pages
Notebook PT 2
PDF
No ratings yet
Notebook PT 2
25 pages
Automation Ex-2
PDF
No ratings yet
Automation Ex-2
7 pages
EE3302 DLC NOVDEC2023 Key
PDF
No ratings yet
EE3302 DLC NOVDEC2023 Key
16 pages
ACN
PDF
No ratings yet
ACN
60 pages
Frazana N SYSTEM SOFTWARE 18CS61
PDF
No ratings yet
Frazana N SYSTEM SOFTWARE 18CS61
36 pages
DocScanner Mar 28, 2025 1-29 AM
PDF
No ratings yet
DocScanner Mar 28, 2025 1-29 AM
20 pages
DSA notes
PDF
No ratings yet
DSA notes
12 pages
P2 Theory PDF
PDF
No ratings yet
P2 Theory PDF
17 pages
DocScanner 23-Jun-2023 9-23 pm
PDF
No ratings yet
DocScanner 23-Jun-2023 9-23 pm
29 pages
Bda 2
PDF
No ratings yet
Bda 2
24 pages
Embedded System 3 Year 6th Sem
PDF
No ratings yet
Embedded System 3 Year 6th Sem
21 pages
Unit 1
PDF
No ratings yet
Unit 1
14 pages
C Notes
PDF
No ratings yet
C Notes
44 pages
DAA Unit-6 Notes
PDF
No ratings yet
DAA Unit-6 Notes
14 pages
DAA (Unit - 1)
PDF
No ratings yet
DAA (Unit - 1)
53 pages
Data Structures UNIT-1
PDF
No ratings yet
Data Structures UNIT-1
32 pages
18EC71 Solved-Qp-Tie
PDF
No ratings yet
18EC71 Solved-Qp-Tie
33 pages
SE - Software Testing
PDF
No ratings yet
SE - Software Testing
13 pages
Co 1
PDF
No ratings yet
Co 1
18 pages
Vlsi Unit-5
PDF
No ratings yet
Vlsi Unit-5
23 pages
Gyan DSD
PDF
No ratings yet
Gyan DSD
18 pages
hw11 Solution
PDF
No ratings yet
hw11 Solution
6 pages
English Communication
PDF
No ratings yet
English Communication
5 pages
JCOMP
PDF
No ratings yet
JCOMP
22 pages
LOW Power Report
PDF
No ratings yet
LOW Power Report
16 pages
VLSI INTERVIEW QUESTION - Static - Puneet Mittal
PDF
No ratings yet
VLSI INTERVIEW QUESTION - Static - Puneet Mittal
63 pages
VLSI Testing Question
PDF
No ratings yet
VLSI Testing Question
5 pages
Scan Design Rule
PDF
No ratings yet
Scan Design Rule
5 pages
8086 Pin Configuration Part 5B
PDF
No ratings yet
8086 Pin Configuration Part 5B
9 pages
Designing of Multiplexer and De-Multiplexer Using Different Adiabatic Logic in 90nm Technology
PDF
No ratings yet
Designing of Multiplexer and De-Multiplexer Using Different Adiabatic Logic in 90nm Technology
7 pages
Stockmeyer
PDF
No ratings yet
Stockmeyer
34 pages
Precision Agriculture System Using Verilog Hardware Description Language To Design An ASIC
PDF
No ratings yet
Precision Agriculture System Using Verilog Hardware Description Language To Design An ASIC
6 pages
Generation of PWM Using Verilog in FPGA
PDF
No ratings yet
Generation of PWM Using Verilog in FPGA
5 pages
FPGA Implementation of Addition Subtraction Module For Double Precision Floating Point Numbers Using Verilog
PDF
No ratings yet
FPGA Implementation of Addition Subtraction Module For Double Precision Floating Point Numbers Using Verilog
5 pages
Designing of AES Algorithm Using Verilog
PDF
No ratings yet
Designing of AES Algorithm Using Verilog
5 pages
WINSEM2021-22 ECE5014 ETH VL2021220505486 Reference Material III 27-04-2022 STA Fundamentals Session2
PDF
No ratings yet
WINSEM2021-22 ECE5014 ETH VL2021220505486 Reference Material III 27-04-2022 STA Fundamentals Session2
31 pages
School of Electronics Engineering Student Course Feedback Form
PDF
No ratings yet
School of Electronics Engineering Student Course Feedback Form
1 page