PC

M4
220
     
PCM4220
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

High-Performance, Two-Channel, 24-Bit, 216kHz Sampling

Multi-Bit Delta-Sigma Analog-to-Digital Converter
FEATURES • Digital High-Pass Filtering Removes DC Offset
• Supports Linear PCM Output Data – Left and Right Channel Filters May Be
– Output Sampling Rates from 8kHz to Disabled Independently
216kHz • Audio Serial Port Interface
• Differential Voltage Inputs – Master or Slave Mode Operation
• On-Chip Voltage Reference Improves – Supports Left-Justified, I2S™, and TDM Data
Power-Supply Noise Rejection Formats
• Dynamic Performance (24-bit word length) • Output Word Length Reduction
– Dynamic Range (–60dB input, A-weighted): • Overflow Indicators for the Left and Right
123dB typical Channels
– Dynamic Range (–60dB input, 20kHz • Analog Power Supply:
bandwidth): 121dB typical +4.0V nominal
– Total Harmonic Distortion + Noise • Digital Power Supply:
(–1dB input, 20kHz bandwidth): +3.3V nominal
–108dB typical • Power-Down Mode: 4mW typical
– Channel Separation: 135dB • Package: TQFP-48, RoHS compliant
• Low Power Dissipation:
– 305mW typical for 48kHz sampling rate APPLICATIONS
– 330mW typical for 96kHz sampling rate • Digital Audio Recorders and
Mixing Desks
– 340mW typical for 192kHz sampling rate
• Digital Live Sound Consoles
• Linear Phase Digital Decimation Filtering
• Digital Audio Effects Processors
– Select from Classic or Low Group Delay • Surround Sound Encoders
Filter Responses
• Broadcast Studio Equipment
– Low Passband Ripple • Data Acquisition and
Classic: ±0.00015dB Measurement Systems
Low Group Delay: ±0.001dB
• Audio Test Systems
• Sonar

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Windows is a registered trademark of Microsoft.
I2S is a trademark of NXP Semiconductor.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2006–2007, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

DESCRIPTION
The PCM4220 is a high-performance, two-channel analog-to-digital (A/D) converter designed for use in
professional audio applications. Offering outstanding dynamic performance, the PCM4220 provides 24-bit linear
PCM output data, with support for output word length reduction to 20-, 18-, or 16-bits. The PCM4220 includes
three sampling modes, supporting output sampling rates from 8kHz to 216kHz. The PCM4220 is ideal for a
variety of digital audio recording and processing applications.
A linear phase digital decimation filtering engine supports Classic and Low Group Delay filter responses,
allowing optimization for either studio or live sound applications. In addition, digital high-pass filtering is provided
for DC offset removal. The The PCM4220 is configured using dedicated control pins for selection of sampling
modes, audio data formats and word length, decimation filter response, high-pass filter disable, and
reset/power-down functions.
While providing uncompromising performance, the PCM4220 addresses power concerns with just over 300mW
typical total power dissipation, making the device suitable for multi-channel audio systems. The PCM4220 is
typically powered from a +4.0V analog supply and a +3.3V digital supply. The digital I/O is logic-level compatible
with common digital signal processors, digital interface transmitters, and programmable logic devices. The
PCM4220 is available in a TQFP-48 package, which is RoHS-compliant.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be
more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this
data sheet, or see the TI website at www.ti.com

ABSOLUTE MAXIMUM RATINGS (1)

Over operating free-air temperature range, unless otherwise noted.
VALUE
Power supplies
VCC1, VCC2 –0.3V to +6.0V
VDD –0.3V to +4.0V
Digital input voltage
All digital input and I/O pins –0.3V < (VDD + 0.3V) < +4.0V
Analog input voltage
VINL+, VINL–, VINR+, VINR– –0.3V < (VCC + 0.3V) < +6.0V
Input current (all pins except power and ground) ±10mA
Ambient operating temperature –40°C to +85°C
Storage temperature –65°C to +150°C

(1) These limits are stress ratings only. Stresses beyond these limits may result in permanent damage. Extended exposure to absolute
maximum ratings may degrade device reliability. Normal operation or performance at or beyond these limits is not specified or ensured.

2 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

ELECTRICAL CHARACTERISTICS: DIGITAL AND DYNAMIC PERFORMANCE

All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.
PCM4220
PARAMETER CONDITIONS MIN TYP MAX UNIT
DIGITAL I/O CHARACTERISTICS
(Applies to all digital pins)
High-level input voltage, VIH 0.7 × VDD VDD V
Low-level input voltage, VIL 0 0.3 × VDD V
High-level input current, IIH 1 10 µA
Low-level input current, IIL 1 10 µA
Highlevel output voltage, VOH IO = –2mA 0.8 × VDD VDD V
Low-level output voltage, VOL IO = +2mA 0 0.2 × VDD V
Input capacitance, CIN 3 pF
PCM OUTPUT SAMPLING RATE, fS
Normal mode 8 54 kHz
Double Speed mode 54 108 kHz
Quad Speed mode 108 216 kHz
MASTER CLOCK INPUT
Normal mode, MCKI = 256fS 2.048 13.824 MHz
Double Speed mode, MCKI = 128fS 6.912 13.824 MHz
Quad Speed mode, MCKI = 64fS 6.912 13.824 MHz
DYNAMIC PERFORMANCE (1)
PCM Output, Normal Mode, fS = 48kHz BW = 22Hz to 20kHz
Total harmonic distortion + noise (THD+N) f = 997Hz, –1dB input –108 –100 dB
f = 997Hz, –20dB input –100 dB
f = 997Hz, –60dB input –61 dB
Dynamic range, no weighting f = 997Hz, –60dB input 121 dB
Dynamic range, A-weighted f = 997Hz, –60dB input 118 123 dB
Channel separation f = 10kHz, –1dB input 115 135 dB
PCM Output, Double Speed Mode, fS = 96kHz BW = 22Hz to 40kHz
Total harmonic distortion + noise (THD+N) f = 997Hz, –1dB input –108 dB
f = 997Hz, –20dB input –98 dB
f = 997Hz, –60dB input –58 dB
Dynamic range, no weighting f = 997Hz, –60dB input 118 dB
Dynamic range, A-weighted f = 997Hz, –60dB input 123 dB
Channel separation f = 10kHz, –1dB input 135 dB
PCM Output, Quad Speed Mode, fS = 192kHz BW = 22Hz to 40kHz
Total harmonic distortion + noise (THD+N) f = 997Hz, –1dB input –107 dB
f = 997Hz, –20dB input –98 dB
f = 997Hz, –60dB input –58 dB
Dynamic range, no weighting f = 997Hz, –60dB input 118 dB
Dynamic range, A-weighted f = 997Hz, –60dB input 123 dB
Channel separation f = 10kHz, –1dB input 135 dB
PCM Output, Quad Speed Mode, fS = 192kHz BW = 22Hz to 80kHz
Total harmonic distortion + noise (THD+N) f = 997Hz, –1dB input –106 dB
f = 997Hz, –20dB input –91 dB
f = 997Hz, –60dB input –52 dB
Dynamic range, no weighting f = 997Hz, –60dB input 112 dB
Dynamic range, A-weighted f = 997Hz, –60dB input 123 dB
Channel separation f = 10kHz, –1dB input 135 dB

(1) Typical PCM output performance is measured and characterized with an Audio Precision SYS-2722 192kHz test system and a
PCM4222EVM evaluation module modified for use with the PCM4220. Measurement bandwidth and weighting settings are noted in the
Parameter and Conditions columns. THD+N is measured without the use of weighting filters. Master mode operation is utilized for all
typical performance parameters, with the master clock input frequency (MCKI) set to 12.288MHz.

Submit Documentation Feedback 3

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

ELECTRICAL CHARACTERISTICS: DIGITAL AND DYNAMIC PERFORMANCE (continued)

All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.
PCM4220
PARAMETER CONDITIONS MIN TYP MAX UNIT
Digital Decimation Filter Characteristics:
Classic Response
Passband 0.4535 × fS Hz
Passband ripple ±0.00015 dB
Stop band 0.5465 × fS Hz
Stop band attenuation –100 dB
Group delay 39/fS Seconds
Digital Decimation Filter Characteristics:
Low Group Delay Response
Passband 0.4167 × fS Hz
Passband ripple ±0.001 dB
Stop band 0.5833 × fS Hz
Stop band attenuation –90 dB
Group delay 21/fS Seconds
Digital High-Pass Filter Characteristics
–3dB corner frequency High-pass filter enabled fS/48000 Hz

ELECTRICAL CHARACTERISTICS: ANALOG INPUTS, OUTPUTS, AND DC ERROR

All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.
PCM4220
PARAMETER CONDITIONS MIN TYP MAX UNIT
ANALOG INPUTS
Full-scale input range
Differential input Referenced from VINL+ to VINL–, or VINR+ to 5.6 VPP
VINR–
Per input pin Applies to VINL+, VINL–, VINR+, or VINR– 2.8 VPP
Input impedance Applies to VINL+, VINL–, VINR+, or VINR– 2.8 kΩ
Common-mode rejection 100 dB
ANALOG OUTPUTS
Common-mode output voltage
Left channel, VCOML Measured from VCOML to AGND 0.4875 × VCC2 V
Right channel, VCOMR Measured from VCOMR to AGND 0.4875 × VCC1 V
Common-mode output current Applies to VCOML or VCOMR 200 µA
DC ERROR
Output offset error Digital high-pass filter disabled 3 mV
Offset drift Digital high-pass filter disabled 3.5 µV/°C

4 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

ELECTRICAL CHARACTERISTICS: POWER SUPPLIES

All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, VDD = +3.3V, and MCKI = 12.288MHz, unless otherwise noted.
PCM4220
PARAMETER CONDITIONS MIN TYP MAX UNIT
POWER SUPPLIES
Recommended supply voltage range
VCC1, VCC2 0°C <TA ≤ +85°C +3.8 +4.0 +4.2 V
VCC1, VCC2 –40°C ≤ TA ≤ 0°C +3.9 +4.0 +4.2 V
VDD –40°C ≤ TA ≤ +85°C +2.4 +3.3 +3.6 V
Supply current: power-down RST (pin 36) held low with no clocks applied
ICC1 + ICC2 VCC1 = VCC2 = +4.0V 600 µA
IDD VDD = +3.3V 325 µA
Supply current: fS = 48kHz
ICC1 + ICC2 VCC1 = VCC2 = +4.0V 65 75 mA
IDD VDD = +3.3V 14 18 mA
Supply current: fS = 96kHz
ICC1 + ICC2 VCC1 = VCC2 = +4.0V 65 mA
IDD VDD = +3.3V 21 mA
Supply current: fS = 192kHz
ICC1 + ICC2 VCC1 = VCC2 = +4.0V 65 mA
IDD VDD = +3.3V 24 mA
Total power dissipation: power-down 3.5 mW
Total power dissipation: fS = 48kHz 305 360 mW
Total power dissipation: fS = 96kHz 330 mW
Total power dissipation: fS = 192kHz 340 mW

ELECTRICAL CHARACTERISTICS: AUDIO INTERFACE TIMING

All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.
PCM4220
PARAMETER CONDITIONS MIN TYP MAX UNIT
AUDIO SERIAL PORT
LRCK Period, tLRCKP All data formats 4.62 125 µs
LRCK high/low time, tLRCKHL
Left-Justified, I2S, and TDM Master mode 0.45 × tLRCKP 0.55 × tLRCKP µs
formats
TDM slave mode formats tBCKP 0.55 × tLRCKP µs
BCK period, tBCKP Left-Justified and I2S data formats
Normal sampling mode tLRCKP/128 ns
Double Speed sampling mode tLRCKP/64 ns
Quad Speed sampling mode tLRCKP/64 ns
BCK period, tBCKP TDM data formats
Normal sampling mode tLRCKP/256 ns
Double Speed sampling mode tLRCKP/128 ns
Quad Speed sampling mode tLRCKP/64 ns
BCK high/low time, tBCKHL All data formats 0.45 × tBCKP 0.55 × tBCKP ns
Data output delay, tDO All data formats 10 ns

Submit Documentation Feedback 5

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

LRCK

tBCKHL

BCK
tBCKHL
tDO

DATA

Figure 1. Audio Serial Port Timing: Left-Justified and I2S Data Formats

LRCK

tBCKHL

BCK

tBCKHL
tDO

DATA

Figure 2. Audio Serial Port Timing: TDM Data Formats

6 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PIN CONFIGURATION
PFB PACKAGE
TQFP-48
(TOP VIEW)

REFGNDR
VCOMR

VREFR

DGND

DGND
OWL0

OWL1

OVFR
FMT0

FMT1

OVFL
S/M
48 47 46 45 44 43 42 41 40 39 38 37

AGND 1 36 RST

VINR- 2 35 MCKI

VINR+ 3 34 LRCK

VCC1 4 33 BCK

AGND 5 32 DATA

AGND 6 31 VDD
PCM4220
AGND 7 30 DGND

AGND 8 29 NC

VCC2 9 28 NC

VINL- 10 27 NC

VINL+ 11 26 SUB0

AGND 12 25 SUB1

13 14 15 16 17 18 19 20 21 22 23 24
FS1
PCMEN

DGND

DGND

DGND
HPFDR

FS0

DF
VCOML

REFGNDL

VREFL

HPFDL

TERMINAL FUNCTIONS
PIN
NAME NO. I/O DESCRIPTION
AGND 1 Ground Analog ground
VINR– 2 Input Right channel inverting, 2.8VPP nominal full-scale
VINR+ 3 Input Right channel noninverting, 2.8VPP nominal full-scale
VCC1 4 Power Analog supply, +4.0V nominal
AGND 5 Ground Analog ground
AGND 6 Ground Analog ground
AGND 7 Ground Analog ground
AGND 8 Ground Analog ground
VCC2 9 Power Analog supply, +4.0V nominal
VINL– 10 Input Left channel inverting, 2.8VPP nominal full-scale
VINL+ 11 Input Left channel noninverting, 2.8VPP nominal full-scale
AGND 12 Ground Analog ground
VCOML 13 Output Left channel common-mode voltage, (0.4875 × VCC2) nominal
REFGNDL 14 Ground Left channel reference ground, connect to analog ground
VREFL 15 Output Left channel reference output for decoupling purposes only
PCMEN 16 Input PCM output enable (active high)
HPFDR 17 Input Right channel high-pass filter disable (active high)
HPFDL 18 Input Left channel high-pass filter disable (active high)

Submit Documentation Feedback 7

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TERMINAL FUNCTIONS (continued)

PIN
NAME NO. I/O DESCRIPTION
Sampling modes:
FS0 = 0 and FS1 = 0: Normal mode
FS0 19
Input FS0 = 1 and FS1 = 0: Double Speed mode
FS1 20
FS0 = 0 and FS1 = 1: Quad Speed mode
FS0 = 1 and FS1 = 1: Reserved Sampling mode
Digital decimation filter response:
DF 21 Input DF = 0: Classic filter response
DF = 1: Low Group Delay response
DGND 22 Ground Digital ground
DGND 23 Ground Digital ground
DGND 24 Ground Digital ground
TDM active sub-frame:
SUB0 = 0 and SUB1 = 0: Sub-frame 0
SUB1 25
Input SUB0 = 1 and SUB1 = 0: Sub-frame 1
SUB0 26
SUB0 = 0 and SUB1 = 1: Sub-frame 2
SUB0 = 1 and SUB1 = 1: Sub-frame 3
NC 27 — No external connection, internally bonded to ESD pad
NC 28 — No external connection, internally bonded to ESD pad
NC 29 — No external connection, internally bonded to ESD pad
DGND 30 Ground Digital ground
VDD 31 Power Digital supply, +3.3V nominal
DATA 32 Output Audio serial port data
BCK 33 I/O Audio serial port bit clock
LRCK 34 I/O Audio serial port left/right word clock
MCKI 35 Input Master clock
RST 36 Input Reset and power-down (active low)
OVFL 37 Output Left channel overflow flag (active high)
OVFR 38 Output Right channel overflow flag (active high)
Audio serial port Slave/Master mode:
S/M 39 Input S/M = 0: Master mode
S/M = 1: Slave mode
DGND 40 Output Digital ground
Output word length:
OWL0 = 0 and OWL1 = 0: 24-bits
OWL1 41
Input OWL0 = 1 and OWL1 = 0: 18-bits
OWL0 42
OWL0 = 0 and OWL1 = 1: 20-bits
OWL0 = 1 and OWL1 = 1: 16-bits
Audio data format:
FMT0 = 0 and FMT1 = 0: Left-justified
FMT1 43
Input FMT0 = 1 and FMT1 = 0: I2S
FMT0 44
FMT0 = 0 and FMT1 = 1: TDM
FMT0 = 1 and FMT1 = 1: TDM with one BCK delay
DGND 45 Ground Digital ground
VREFR 46 Output Right channel reference output for decoupling purposes only
REFGNDR 47 Ground Right channel reference ground, connect to analog ground
VCOMR 48 Output Right channel common-mode voltage (0.4875 × VCC1 nominal)

8 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS
At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

FFT PLOT FFT PLOT

0 0
fS = 48kHz fS = 48kHz
-20 fIN = 997kHz, -60dB -20 Idle Channel (no input)
-40 -40
Amplitude (dB)

Amplitude (dB)
-60 -60

-80 -80

-100 -100

-120 -120

-140 -140

-160 -160

-180 -180
20 100 1k 10k 20k 20 100 1k 10k 20k
Frequency (Hz) Frequency (Hz)

Figure 3. Figure 4.

THD+N vs INPUT FREQUENCY THD+N vs INPUT AMPLITUDE

-60 -60
fS = 48kHz fS = 48kHz
-70 Input Amplitude = -1dB -70 fIN = 997Hz
BW = 22Hz to 20kHz BW = 22Hz to 20kHz
-80 -80
THD+N (dBFS)
THD+N (dB)

-90 -90

-100 -100

-110 -110

-120 -120

-130 -130
20 100 1k 10k 20k -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (Hz) Input Amplitude (dB)

Figure 5. Figure 6.

CHANNEL SEPARATION vs INPUT FREQUENCY LINEARITY

0 0
fS = 48kHz fS = 48kHz
-20 Left Channel
-20
Right Channel
Channel Separation (dB)

-40
-40
Linearity (dBFS)

-60
-80
-60
-100
-120 -80

-140 -100
-160
-120
-180
-200 -140
0 2 4 6 8 10 12 14 16 18 20 -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (kHz) Input Amplitude (dB)

Figure 7. Figure 8.

Submit Documentation Feedback 9

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)

At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

FFT PLOT FFT PLOT

0 0
fS = 96kHz fS = 96kHz
-20 fIN = 997Hz, -60dB -20 Idle Channel (no input)
-40 -40
Amplitude (dB)

Amplitude (dB)
-60 -60

-80 -80

-100 -100

-120 -120

-140 -140

-160 -160

-180 -180
20 100 1k 10k 50k 20 100 1k 10k 50k
Frequency (Hz) Frequency (Hz)

Figure 9. Figure 10.

THD+N vs INPUT FREQUENCY THD+N vs INPUT AMPLITUDE

-60 -60
fS = 96kHz fS = 96kHz
-70 Input Amplitude = -1dB -70 fIN = 997Hz
BW = 22Hz to 40kHz BW = 22Hz to 40kHz
-80 -80
THD+N (dBFS)
THD+N (dB)

-90 -90

-100 -100

-110 -110

-120 -120

-130 -130
20 100 1k 10k 40k -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (Hz) Input Amplitude (dB)

Figure 11. Figure 12.

CHANNEL SEPARATION vs INPUT FREQUENCY LINEARITY

0 0
fS = 96kHz fS = 96kHz
-20 Left Channel
-20
Right Channel
Channel Separation (dB)

-40
-40
Linearity (dBFS)

-60
-80
-60
-100
-80
-120
-140 -100
-160
-120
-180
-200 -140
0 5 10 15 20 25 30 35 40 -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (kHz) Input Amplitude (dB)

Figure 13. Figure 14.

10 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)

At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

FFT PLOT FFT PLOT

0 0
fS = 192kHz fS = 192kHz
-20 fIN = 997Hz, -60dB -20 Idle Channel (no input)
-40 -40
Amplitude (dB)

Amplitude (dB)
-60 -60

-80 -80

-100 -100

-120 -120

-140 -140

-160 -160

-180 -180
20 100 1k 10k 100k 20 100 1k 10k 100k
Frequency (Hz) Frequency (Hz)

Figure 15. Figure 16.

THD+N vs INPUT FREQUENCY THD+N vs INPUT AMPLITUDE

-60 -60
fS = 192kHz fS = 192kHz
-70 Input Amplitude = -1dB -70 fIN = 997Hz
BW = 22Hz to 80kHz BW = 22Hz to 80kHz
-80 -80
THD+N (dBFS)
THD+N (dB)

-90 -90

-100 -100

-110 -110

-120 -120

-130 -130
20 100 1k 10k 80k -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (Hz) Input Amplitude (dB)

Figure 17. Figure 18.

CHANNEL SEPARATION vs INPUT FREQUENCY LINEARITY

0 0
fS = 192kHz fS = 192kHz
-20 Left Channel
-20
Right Channel
Channel Separation (dB)

-40
-40
Linearity (dBFS)

-60
-80
-60
-100
-80
-120
-140 -100
-160
-120
-180
-200 -140
0 10 20 30 40 50 60 70 80 -140 -120 -100 -80 -60 -40 -20 0
Input Frequency (kHz) Input Amplitude (dB)

Figure 19. Figure 20.

Submit Documentation Feedback 11

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)

At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

FREQUENCY RESPONSE FREQUENCY RESPONSE

(up to 20kHz) (up to 40kHz)
0 0
fS = 48kHz fS = 96kHz
-0.2 Classic or Low Group Delay Response -0.2 Classic or Low Group Delay Response
-0.4 High-Pass Filter Enabled -0.4 High-Pass Filter Enabled
Input Amplitude = -1dB Input Amplitude = -1dB
-0.6 -0.6
Amplitude (dB)

Amplitude (dB)
-0.8 -0.8
-1.0 -1.0
-1.2 -1.2
-1.4 -1.4
-1.6 -1.6
-1.8 -1.8
-2.0 -2.0
20 100 1k 10k 20k 20 100 1k 10k 40k
Frequency (Hz) Frequency (Hz)

Figure 21. Figure 22.

FREQUENCY RESPONSE DIGITAL DECIMATION FILTER, CLASSIC RESPONSE

(up to 80kHz) Overall Frequency Response
0 50
fS = 192kHz fS = 48kHz
-0.2 High-Pass Filter Enabled Overall Frequency Response
-0.4 Input Amplitude = -1dB 0
-0.6
Amplitude (dB)
Amplitude (dB)

-0.8 -50
-1.0
-1.2 -100
-1.4
-1.6 -150
-1.8
-2.0 -200
20 100 1k 10k 80k 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
Frequency (Hz) Normalized Frequency (fS)

Figure 23. Figure 24.

DIGITAL DECIMATION FILTER, CLASSIC RESPONSE DIGITAL DECIMATION FILTER, CLASSIC RESPONSE
Stop Band Detail Passband Ripple Detail
0 2

0
Amplitude (dB)

Amplitude (dB)

-50

-1

-100 -2

-3
fS = 48kHz
Passband Ripple Detail
-150 -4
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 0.50
Normalized Frequency (fS) Normalized Frequency (fS)

Figure 25. Figure 26.

12 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)

At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

DIGITAL DECIMATION FILTER, LOW GROUP DELAY

DIGITAL DECIMATION FILTER, CLASSIC RESPONSE RESPONSE
Transition Band Detail Overall Frequency Response
0 0
fS = 48kHz (fast mode)
Overall Frequency Response
-1
-50
Amplitude (dB)

Amplitude (dB)
-2

-3 -100

-4
-150
-5
fS = 48kHz
Transition Band Detail
-6 -200
0.41 0.42 0.43 0.44 0.45 0.46 0.47 0.48 0.49 0.50 0.51 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
Normalized Frequency (fS) Normalized Frequency (fS)

Figure 27. Figure 28.

DIGITAL DECIMATION FILTER, LOW GROUP DELAY DIGITAL DECIMATION FILTER, LOW GROUP DELAY
RESPONSE RESPONSE
Stop Band Detail Passband Ripple Detail
0 2.0
fS = 48kHz (fast mode)
-10 1.5 Passband Ripple Detail
-20
1.0
-30
Amplitude (dB)

Amplitude (dB)

-40 0.5

-50 0
-60 -0.5
-70
-1.0
-80
fS = 48kHz (fast mode) -1.5
-90
Stop Band Detail
-100 -2.0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45
Normalized Frequency (fS) Normalized Frequency (fS)

Figure 29. Figure 30.

Submit Documentation Feedback 13

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)

At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted.

DIGITAL DECIMATION FILTER, LOW GROUP DELAY

RESPONSE DIGITAL HIGH-PASS FILTER
Transition Band Detail Passband Response
0 0.6
High-Pass Filter Passband
-0.5 0.4
-1.0
0.2
Amplitude (dB)

Amplitude (dB)
-1.5
0
-2.0
-0.2
-2.5
-0.4
-3.0

-3.5 fS = 48kHz (fast mode) -0.6

Transition Band Detail
-4.0 -0.8
0.30 0.35 0.40 0.45 0.50 0.55 0.60 -0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
Normalized Frequency (fS) Normalized Frequency (fS/1000)

Figure 31. Figure 32.

DIGITAL HIGH-PASS FILTER

Stop Band Response
0

-20

-40
Amplitude (dB)

-60

-80

-100

-120
High-Pass Filter Stop Band
-140
0 0.05 0.10 0.15 0.20 0.25 0.30
Normalized Frequency (fS/1000)

Figure 33.

14 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PRODUCT OVERVIEW

The PCM4220 is a two-channel, multi-bit delta-sigma A/D converter. The 6-bit output from the delta-sigma
modulators is routed to the digital decimation filter, where the output of the filter provides linear PCM data. The
linear PCM data are output at the audio serial port interface for connection to external processing and logic
circuitry.
Figure 34 shows a simplified functional block diagram for the PCM4220, highlighting the interconnections
between the various functional blocks.

DF
HPFDL
HPFDR

VINL+ Audio LRCK

Multi-Bit Digital Serial BCK
Delta-Sigma Filters Port DATA
VINL-

S/M
FMT0
VREFL FMT1
REFGNDL OWL0
VCOML OWL1
Control
Reference SUB0
and
VCOMR SUB1
Status
REFGNDR PCMEN
VREFR FS0
FS1
OVFL
OVFR

VINR+
Multi-Bit
Delta-Sigma
VINR-

Reset
Master Clock RST
MCKI Logic
and Timing
VCC1

AGND
AGND
AGND
AGND
AGND
AGND

DGND
DGND
DGND
DGND
DGND
DGND
VDD
VCC2

Figure 34. Functional Block Diagram

Submit Documentation Feedback 15

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PRODUCT OVERVIEW (continued)

ANALOG INPUTS
The PCM4220 includes two analog inputs, referred to as the left and right channels. Each channel includes a
pair of differential voltage input pins. The left channel inputs are named VINL– (pin 10) and VINL+ (pin 11),
respectively. The right channel inputs are named VINR– (pin 2) and VINR+ (pin 3), respectively. Each pin of an
input pair has a nominal full-scale input of 2.8VPP. The full-scale input for a given pair is specified as 5.6VPP
differential in the Electrical Characteristics table. Figure 35 shows the full-scale input range of the PCM4220,
with the input signals centered on the nominal common-mode voltage of +1.95V.
In a typical application, the front end is driven by a buffer amplifier or microphone/line level preamplifier.
Examples are given in the Input Buffer Circuits section of this datasheet. The analog inputs of the PCM4220
may be driven up to the absolute maximum input rating without instability. If the analog input voltage is expected
to exceed the absolute maximum input ratings in a given application, it is recommended that input clamping or
limiting be added to the analog input circuitry prior to the PCM4220 in order to provide protection against
damaging the device. Specifications for the analog inputs are given in the Electrical Characteristics and Absolute
Maximum Ratings tables of this data sheet.

2.8VPP Full-Scale

VINL+
or +1.95V
VINR+

VINL-
or +1.95V
VINR-

2.8VPP Full-Scale

Figure 35. Full-Scale Analog Input Range

VOLTAGE REFERENCE
The PCM4220 includes an on-chip, band-gap voltage reference. The band-gap output voltage is buffered and
then routed to the two delta-sigma modulators. The inclusion of an on-chip reference circuit enhances the
power-supply noise rejection of the PCM4220. The buffered reference voltage for each channel is filtered using
external capacitors. The capacitors are connected between VREFL (pin 15) and REFGNDL (pin 14) for the left
channel, and VREFR (pin 46) and REFGNDR (pin 47) for the right channel. Figure 36 illustrates the recommend
reference decoupling capacitor values and connection scheme.
The 10nF to 100nF capacitors in Figure 36 may be metal film or X7R/C0G ceramic chip capacitors. The 100µF
capacitors may be polymer tantalum chip (Kemet T520 series or equivalent) or aluminum electrolytic.
The VREFL and VREFR pins are not designed for biasing external input circuitry. Two common-mode voltage
outputs are provided for this purpose, and are discussed in the following section.

16 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PRODUCT OVERVIEW (continued)

100mF
PCM4220
+

10-100nF
46
+ VREFR

AGND 47
REFGNDR

14
REFGNDL

10-100nF
15
+ VREFL

AGND 100mF
+

Figure 36. Recommended Reference Capacitor Connections and Values

COMMON-MODE VOLTAGE OUTPUTS

The PCM4220 includes two dc common-mode voltage outputs, VCOML (pin 13) and VCOMR (pin 48), which
correspond to the left and right input channels, respectively. The common-mode voltage is utilized to bias
internal op amps within the modulator section of the PCM4220, and may be used to bias external input circuitry
when proper design guidelines are followed. The common-mode voltages are derived from the VCC1 and VCC2
analog power supplies using internal voltage dividers. The voltage divider outputs are buffered and then routed
to internal circuitry and the VCOML and VCOMR outputs.
The common-mode output voltage is nominally equal to (0.4875 × VCC1) for VCOMR and (0.4875 × VCC2) for
VCOML. Given an analog supply voltage of +4.0V connected to both VCC1 and VCC2, the resulting
common-mode voltages are +1.95V.
The common-mode voltage outputs have limited drive capability. If multiple bias points are to be driven, or the
external bias nodes are not sufficiently high impedance, an external output buffer is recommended. Figure 37
shows a typical buffer configuration using the OPA227. The op amp utilized in the buffer circuit should exhibit
low dc offset and drift characteristics, as well as low output noise.

Direct Connect to
High-Z Bias Node
(ZL > 10MW)
PCM4220 To
R Bias Nodes
VCOML
or (Optional)
Precision, Low-Noise Op Amp
VCOMR (OPA227 or equivalent)

100nF to 1mF
Close to IC pins

Figure 37. Common-Mode Output Connections

Submit Documentation Feedback 17

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PRODUCT OVERVIEW (continued)

MASTER CLOCK INPUT
The PCM4220 requires a master clock for operating the internal logic and modulator circuitry. The master clock
is supplied from an external source, connected at the MCKI input (pin 35). Table 1 summarizes the requirements
for various operating modes of the PCM4220. Referring to Table 1, the term fS refers to the PCM4220 PCM
output sampling rate (that is, 48kHz, 96kHz, 192kHz, etc.). Refer to the Electrical Characteristics table for timing
specifications related to the master clock input.
For best performance, the master clock jitter should be maintained below 40ps peak amplitude.

Table 1. Master Clock Requirements

OPERATING MODE REQUIRED MASTER CLOCK (MCKI) RATE
PCM Normal 256fS
PCM Double Speed 128fS
PCM Quad Speed 64fS

RESET AND POWER-DOWN OPERATION

The PCM4220 includes an external reset input, RST (pin 36), which may be utilized to force an internal reset
initialization or power-down sequence. The reset input is active low. Figure 38 shows the required timing for an
external forced reset.
A power-down state for the PCM422 may be initiated by forcing and holding the reset input low for the duration
of the desired power-down condition. Minimum power is consumed during this state when all clock inputs for the
PCM4220 are forced low. Before releasing the reset input by forcing a high state, the master clock should be
enabled so that the PCM4220 can execute a reset initialization sequence.
While the RST pin is forced low, or during reset initialization, the audio serial port data and clock outputs are
driven low.

40ns minimum

RST
0V

Internal 1024 System CLock Periods

Reset 0V Required for Initialization

MCKI
0V

Figure 38. External Reset Sequence

DISABLED STATES FOR THE PCM4220 AUDIO SERIAL PORT

When PCMEN (pin 16) is driven high, the PCM output is disabled. The audio serial port data and clocks are
driven low.

18 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

PCM OUTPUT AND SAMPLING MODES

The PCM4220 supports 24-bit linear PCM output data when the PCMEN input (pin 16) is forced high. The PCM
output is disabled when PCMEN is forced low. The 24-bit output data may be dithered to 20-, 18-, or 16-bits
using internal word length reduction circuitry. Refer to the Output Word Length Reduction section of this data
sheet for additional information.
The PCM4220 supports three PCM sampling modes, referred to as Normal, Double Speed, and Quad Speed.
The sampling mode is determined by the state of the FS0 and FS1 inputs (pins 19 and 20, respectively). Table 2
summarizes the sampling modes available for the PCM4220.
Normal sampling mode supports output sampling rates from 8kHz to 54kHz. The ∆Σ modulator operates with
128x oversampling in this mode. Both the Classic and Low Group Delay decimation filter responses are
available in Normal mode. The master clock (MCKI) rate must be 256x the desired output sampling rate for
Normal operation.
The Double Speed sampling mode supports output sampling rates from 54kHz to 108kHz. The delta-sigma
modulator operates with 64x oversampling in this mode. Both the Classic and Low Group Delay decimation filter
responses are available in Double Speed mode. The master clock (MCKI) rate must be 128x the desired output
sampling rate for Double Speed operation.
Quad Speed sampling mode supports output sampling rates from 108kHz to 216kHz. The delta-sigma modulator
operates with 32x oversampling in this mode. Only the Low Group Delay decimation filter response is available
in Quad Speed mode. The master clock (MCKI) rate must be 64x the desired output sampling rate for Quad
Speed operation.

Table 2. PCM Sampling Mode Configuration

FS1 (pin 20) FS0 (pin 19) SAMPLING MODE
LO LO Normal, 8kHz ≤ fS ≤ 54kHz
LO HI Double Speed, 54kHz < fS ≤ 108kHz
HI LO Quad Speed, 108kHz < fS≤ 216kHz
HI HI Reserved

AUDIO SERIAL PORT INTERFACE

The PCM output mode supports a three-wire synchronous serial interface. This interface includes a serial data
output (DATA, pin 32), a serial bit or data clock (BCK, pin 33), and a left/right word clock (LRCK, pin 34). The
BCK and LRCK clock pins may be inputs or outputs, depending on the Slave or Master mode configuration.
Figure 39 illustrates Slave and Master mode serial port connections to an external audio signal processor or
host device.
The audio serial port supports four data formats that are illustrated in Figure 40, Figure 42, and Figure 43. The
I2S and Left-Justified formats support two channels of audio output data. The TDM data formats can support up
to eight channels of audio output data on a single data line. The audio data format is selected using the FMT0
and FMT1 inputs (pins 44 and 43, respectively). Table 3 summarizes the audio data format options. For all
formats, audio data are represented as two’s complement binary data, with the MSB transmitted first.
Regardless of the format selection, audio data are always clocked out of the port on the falling edge of the BCK
clock.

Table 3. PCM Audio Data Format Selection

FMT1 (pin 43) FMT0 (pin 44) AUDIO DATA FORMAT
LO LO Left-Justified
LO HI I2S
HI LO TDM
HI HI TDM with data delayed one BCK cycle from LRCK rising edge

Submit Documentation Feedback 19

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

The LRCK clock rate should always be operated at the desired output sampling rate, or fS. In Slave mode, the
LRCK clock is an input, with the rate set by an external audio bus master (that is, a clock generator, digital
signal processor, etc.). In Master mode, the LRCK clock is an output, derived from the master clock input using
on-chip clock dividers (as is the BCK clock). The clock divider is configured using the FS0 and FS1 pins, which
are discussed in the PCM Output and Sampling Modes section of this datasheet.
For the I2S and Left-Justified data formats, the BCK clock output rate is fixed in Master mode, with the Normal
mode being 128fS and the Double and Quad Speed modes being 64fS. In Slave Mode, a BCK clock input rate of
64fS or 128fS is recommended for Normal mode, while 64fS is recommended for Double and Quad Rate modes.
For the TDM data formats, the BCK rate depends upon the sampling mode for either Slave or Master operation.
For Normal sampling, the BCK must be 256fS. Double Speed mode requires 128fS, while Quad Speed mode
requires 64fS. This requirement limits the maximum number of channels carried by the TDM formats to eight for
Normal mode, four for Double Rate mode, and two for Quad Rate mode.
When using the TDM formats, the sub-frame assignment for the device must be selected using the SUB0 and
SUB1 inputs (pins 26 and 25, respectively). Table 4 summarizes the sub-frame selection options. A sub-frame
contains two 32-bit time slots, with each time slot carrying 24 bits of audio data corresponding to either the left or
right channel of the PCM4220. Refer to Figure 41 through Figure 43 for TDM interfacing connections and
sub-frame formatting details. For the TDM format with one BCK delay, the serial data output is delayed by one
BCK period after the rising edge of the LRCK clock.

Table 4. TDM Sub-frame Assignment

SUB1 (pin 25) SUB0 (pin 26) SUB-FRAME ASSIGNMENT
LO LO Sub-frame 0
LO HI Sub-frame 1
HI LO Sub-frame 2
HI HI Sub-frame 3

When using TDM formats with Double Speed sampling, it is recommended that the SUB1 pin be forced low.
When using TDM formats with Quad Speed sampling, it is recommended that both the SUB0 and SUB1 pins be
forced low.
For all serial port modes and data formats, when driving capacitive loads greater than 30pF with the data and
clock outputs, it is recommended that external buffers be utilized to ensure data and clock integrity at the
receiving device(s).
For specifications regarding audio serial port operation, the reader is referred to the Electrical Characteristics:
Audio Interface Timing table, as well as Figure 1 and Figure 2 in this data sheet.

Audio DSP Audio DSP

or or
PCM4220 Interface PCM4220 Interface

LRCK FSYNC LRCK FSYNC

BCK SCLK BCK SCLK
DATA DATA DATA DATA

MCKI MCLK MCKI MCLK

Master Master
Clock Clock

(a) Slave Mode (S/M = HI) (b) Master Mode (S/M = LO)

Figure 39. Slave and Master Mode Operation

20 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

Left Channel Right Channel

LRCK

BCK

DATA MSB LSB MSB LSB

(a) Left-Justified Data Format

LRCK

BCK

MSB LSB MSB LSB

DATA
2
(b) I S Data Format

1/fS

Figure 40. Left-Justified and I2S Data Formats

PCM4220 PCM4220 PCM4220 PCM4220

(sub-frame 0) (sub-frame 1) (sub-frame 2) (sub-frame 3)
Slave Slave Slave Slave

LO SUB0 HI SUB0 LO SUB0 HI SUB0

LO SUB1 LO SUB1 HI SUB1 HI SUB1
LRCK LRCK LRCK LRCK
BCK DATA BCK DATA BCK DATA BCK DATA

LRCK
BCK
DATA

(a) All devices are Slaves.

PCM4220 PCM4220 PCM4220 PCM4220

(sub-frame 0) (sub-frame 1) (sub-frame 2) (sub-frame 3)
Master Slave Slave Slave

LO SUB0 HI SUB0 LO SUB0 HI SUB0

LO SUB1 LO SUB1 HI SUB1 HI SUB1
LRCK LRCK LRCK LRCK
BCK DATA BCK DATA BCK DATA BCK DATA

LRCK
BCK
DATA

(b) One device is the Master while all other devices are Slaves.

Figure 41. TDM Mode Interface Connections (PCM Normal Mode Shown)

Submit Documentation Feedback 21

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

LRCK
Normal Mode
DATA L R L R L R L R
Sub-frame 0 Sub-frame 1 Sub-frame 2 Sub-frame 3

One Frame, 1/fS

LRCK
Double Speed Mode
DATA L R L R L R L R
Sub-frame 0 Sub-frame 1 Sub-frame 0 Sub-frame 1

One Frame, 1/fS One Frame, 1/fS

LRCK
Quad Speed Mode
DATA L R L R L R L R

One Frame One Frame One Frame One Frame

1/fS 1/fS 1/fS 1/fS

Each L or R channel time slot is 32 bits long, with 24-bit data Left-Justified in the time slot. Audio data is MSB first.
Sub-frame assignments for each PCM4220 device are selected by the corresponding SUB0 and SUB1 pin settings.

Figure 42. TDM Data Formats: Slave Mode

LRCK
Normal Mode
DATA L R L R L R L R
Sub-frame 0 Sub-frame 1 Sub-frame 2 Sub-frame 3

One Frame, 1/fS

LRCK
Double Speed Mode
DATA L R L R L R L R
Sub-frame 0 Sub-frame 1 Sub-frame 0 Sub-frame 1

One Frame, 1/fS One Frame, 1/fS

LRCK
Quad Speed Mode
DATA L R L R L R L R

One Frame One Frame One Frame One Frame

1/fS 1/fS 1/fS 1/fS

Each L or R channel time slot is 32 bits long, with 24-bit data Left-Justified in the time slot. Audio data is MSB first.
Sub-frame assignments for each PCM4220 device are selected by the corresponding SUB0 and SUB1 pin settings.

Figure 43. TDM Data Formats: Master Mode

DIGITAL DECIMATION FILTER

The PCM4220 digital decimation filter is a linear phase, multistage finite impulse response (FIR) design with two
user-selectable filter responses. The decimation filter provides the digital downsampling and low-pass anti-alias
filter functions for the PCM4220.
The Classic filter response is typical of traditional audio data converters, with Figure 24 through Figure 27
detailing the frequency response, and the related specifications given in the Electrical Characteristics table. The
group delay for the Classic filter is 39/fS, or 812.5µs for fS = 48kHz and 406.25µs for fS = 96kHz. The Classic
filter response is not available for the Quad Speed sampling mode.

22 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

The Low Group Delay response provides a lower latency option for the decimation filter, and is detailed in
Figure 28 through Figure 31, with the relevant specifications given in the Electrical Characteristics table. The
Low Group Delay filter response is available for all sampling modes. The group delay for this filter is 21/fS, or
437.5µs for fS = 48kHz, 218.75µs for fS = 96kHz, and 109.375µs for fS = 192kHz.
The decimation filter response is selected using the DF input (pin 21), with the settings summarized in Table 5.
For Quad Speed sampling mode operation, the Low Group Delay filter is always selected, regardless of the DF
pin setting.

Table 5. Decimation Filter Response Selection

DF (pin 21) DECIMATION FILTER RESPONSE
LO Classic response, with group delay = 39/fS
HI Low Group Delay response, with group delay = 21/fS

DIGITAL HIGH-PASS FILTER

The PCM4220 incorporates digital high-pass filters for both the left and right audio channels, with the purpose of
removing the ∆Σ modulator dc offset from the audio output data. Figure 32 and Figure 33 detail the frequency
response for the digital high-pass filter. The f–3dB frequency is approximately fS/48000, where fS is the PCM
output sampling rate.
Two inputs, HPFDR (pin 17) and HPFDL (pin 18), allow the digital high-pass filter to be enabled or disabled
individually for the right and left channels, respectively. Table 6 summarizes the operation of the high-pass filter
disable pins.

Table 6. Digital High-Pass Filter Configuration

HPFDR (pin 17) or HPFDL (pin 18) HIGH-PASS FILTER STATE
LO Enabled for the corresponding channel
HI Disabled for the corresponding channel

PCM OUTPUT WORD LENGTH REDUCTION

The PCM4220 is typically configured to output 24-bit linear PCM audio data. However, internal word length
reduction circuitry may be utilized to reduce the 24-bit data to 20-, 18-, or 16-bit data. This reduction is
accomplished by using a Triangular PDF dithering function. The OWL0 (pin 42) and OWL1 (pin 41) inputs are
utilized to select the output data word length. Table 7 summarizes the output word length configuration options.

Table 7. PCM Audio Data Word Length Selection

OWL1 (pin 41) OWL0 (pin 42) OUTPUT WORD LENGTH
LO LO 24 bits
LO HI 18 bits
HI LO 20 bits
HI HI 16 bits

OVERFLOW INDICATORS
The PCM4220 includes two active-high digital overflow outputs, OVFL (pin 37) and OVFR (pin 38),
corresponding to the left and right channels, respectively. These outputs are functional when the PCM output
mode is enabled, as the overflow detection circuitry is incorporated into the digital filter engine. The overflow
indicators are forced high whenever a digital overflow is detected for a given channel. The overflow indicators
may be utilized as clipping flags, and monitored using a host processor or light-emitting diode (LED) indicators.
When driving a LED, the overflow output may be buffered to ensure adequate drive for the LED. A
recommended buffer is Texas Instruments' SN74LVC1G125. Equivalent buffers may be substituted

Submit Documentation Feedback 23

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

TYPICAL CONNECTIONS
Figure 44 provides a typical connection diagram for the PCM4220. Recommended power-supply bypass and
reference filter capacitors are shown. These components should be located as close to the corresponding
PCM4220 package pins as physically possible. Larger power-supply bypass capacitors may be placed on the
bottom side of the printed circuit board (PCB). However, reference decoupling capacitors should be located on
the top side of the PCB to avoid issues with added via inductance.
As Figure 44 illustrates, the audio host device may be a digital signal processor (DSP), digital audio interface
transmitter (DIT), or a programmable logic device.

PCM4220PFB
100nF to 1mF
1 48
AGND VCOMR
2 47
Right Channel VINR- REFGNDR
100nF
Analog Input 3 46
VINR+ VREFR
100mF
4 45 100mF
+ VCC1 DGND
+
100nF 5 44
+4.0V AGND FMT0
6 43
AGND FMT1
100nF 7 42
AGND OWL0 From Host, Logic,
8 41 or Manual Controls
AGND OWL1
100mF
9 40
+ VCC2 DGND
10 39
Left Channel VINL- S/M
Analog Input 11 38
VINL+ OVFR
12 37 To Host and/or Clipping Indicators
100nF to 1mF AGND OVFL
13 36
VCOML RST From Host or Master Reset
14 35
REFGNDL MCKI From Audio Master Clock Source
100nF 15 34
VREFL LRCK
16 33 Audio +3.3V
+ PCMEN BCK
17 32 DSP or Host
100mF HPFDR DATA 100nF
18 31
From Host, Logic, HPFDL VDD
or Manual Controls 19 30
FS0 DGND 100mF
20 29 +
FS1 NC
21 28
DF NC
22 27
DGND NC
23 26
DGND SUB0 Required only for TDM data formats.
24 25 These pins are ignored for all other formats.
DGND SUB1

Figure 44. Typical Connections for PCM and DSD Output Modes

INPUT BUFFER CIRCUITS

The PCM4220 is typically preceded in an application by an input buffer or preamplifier circuit. The input circuit is
required to perform anti-aliasing filtering, in addition to application-specific analog gain scaling, limiting, or
processing that may be needed. At a minimum, first-order, low-pass anti-aliasing filtering is necessary. The input
buffer must be able to perform the input filtering requirement, in addition to driving the switched-capacitor inputs
of the PCM4220 device. The buffer must have adequate bandwidth, slew rate, settling time, and output drive
capability to perform these tasks.
Figure 45 illustrates the input buffer/filter circuit utilized on the PCM4222EVM evaluation module, where the
PCM4222 analog input section is identical to the PCM4220. This circuit has been optimized for measurement
purposes, so that it does not degrade the dynamic characteristics of the PCM4220. The resistors are primarily
0.1% metal film. The 40.2Ω resistor is 1% tolerance thick film. The 1nF and 2.7nF capacitors may be either PPS

24 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

film or C0G ceramic capacitors; both types perform with equivalent results in this application. Surface-mount
devices are utilized throughout because they provide superior performance when combined with a wideband
amplifier such as the OPA1632. The DGN package version of the OPA1632 is utilized; this package includes a
thermal pad on the bottom side. The thermal pad must be soldered to the PCB ground plane for heat sink and
mechanical support purposes.

270W (0.1%)

1nF

-15V

10nF-100nF

Full-Scale: 11.76VPP Differential

Typical with RS = 40W
6
Analog Input 7
560W (0.1%) 8 40.2W (1%)
EN 5
2 VINL- or VINR-
3 OPA1632DGN 40.2W (1%) 2.7nF
560W (0.1%) 1 VOCM VINL+ or VINR+
4
G
2
1 3
From
R
10nF-100nF Buffered VCOM
100nF
T

S
+15V
Ground
1nF
Lift Switch

270W (0.1%)

Figure 45. Differential Input Buffer Circuit Utilizing the OPA1632

Figure 46 demonstrates the same circuit topology of Figure 45, while using standard single or dual op amps.
The noise level of this circuit is adequate for obtaining the typical A-weighted dynamic range performance for the
PCM4220. However, unweighted performance may suffer, depending upon the op amp noise specifications.
Near-typical THD+N can be achieved with this configuration, although this performance also depends on the op
amps used for the application. The NE5534A and OPA227 (the lower cost 'A' version) are good candidates from
a noise and distortion perspective, and are reasonably priced. More expensive lower-noise models, such as the
OPA211, should also work well for this configuration. Feedback and input resistor values may be changed to
alter circuit gain. However, it is recommmended that all circuit changes be simulated and then tested on the
bench using a working prototype to verify performance.
Figure 47 illustrates a differential input circuit that employs a noninverting architecture. The total noise and
distortion is expected to be higher than that measured for Figure 45 and Figure 46. As with Figure 46, the
NE5534A and OPA227 are good candidates for this circuit, although similar op amps should yield equivalent
results.
A useful tool for simulating the circuits shown here is TINA-TI, a free schematic capture and SPICE-based
simulator program available from the Texas Instruments web site. This tool includes macro models for many TI
and Burr-Brown branded amplifiers and analog integrated circuits. TINA-TI runs on personal computers using
Microsoft Windows® operating systems (Windows 2000 or newer).

Submit Documentation Feedback 25

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

270W

1nF

C1 560W
INPUT+ + 40.2W
U1 VINL- or VINR-

VCOML 100nF 2.7nF

or
VCOMR

40.2W
C2 560W U2 VINL+ or VINR+
INPUT- +

1nF

270W
U1, U2 = NE5534A, OPA227, or similar

C1 and C2 provide ac coupling. They may be removed if the dc offset from the circuit is negligible.

Figure 46. Alternative Buffer Circuit Using Standard Op Amps

1.5kW

1nF

40.2W
C1 R1W U1 VINL+ or VINR+
INPUT+ +

10kW

2.7nF

10kW
C2 R2W
INPUT- + 40.2W
U2 VINL- or VINR-

VCOML 1nF
or
VCOMR U3 1.5kW

U1, U2 = NE5534A, OPA227, or similar.

U3 = OPA227 or equivalent.

R1 and R2 are optional. When used, values may be selected for the desired attenuation.
C1 and C2 provide ac coupling. They may be removed if the dc offset from the circuit is negligible.

Figure 47. Noninverting Differential Input Buffer Utilizing Standard Op Amps

26 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

INTERFACING TO DIGITAL AUDIO TRANSMITTERS (AES3, IEC60958-3, and S/PDIF)

The serial output of audio analog-to-digital converters is oftentimes interfaced to transmitter devices that encode
the serial output data to either the AES3 or IEC60958-3 (or S/PDIF) interface formats. Texas Instruments
manufactures several devices that perform this encoding, including the DIT4192, DIX4192, SRC4382, and
SRC4392. This section describes and illustrates the audio serial port interface connections required for
communications between the PCM4220 and these devices. Register programming details for the DIX4192 and
SRC4382/4392 are also provided.
Figure 48 shows the interface between a PCM4220 and a DIT4192 transmitter. This configuration supports
sampling frequencies and encoded frame rates from 8kHz to 216kHz. For this example, the audio data format
must be either Left-Justified or I2S; TDM formats are not supported by the DIT4192. In addition, the PCM4220
VDD supply and DIT4192 VIO supply must be the same voltage, to ensure logic level compatibility.
Figure 49 illustrates the audio serial port interface between the PCM4220 and either a DIX4192 transceiver or
SRC4382/SRC4392 combo sample rate converter/transceiver device. Port A of the DIX4192 or
SRC4382/SRC4392 is utilized for this example. Data acquired by Port A are sent on to the DIT function block
within the interface device for AES3 encoding and transmission.
The DIX4192 and SRC4382/SRC4392 are software-configurable, with control register and data buffer settings
that determine the operation of internal function blocks. Table 8 and Table 9 summarize the control register
settings for the Port A and the DIT function blocks for both A/D Converter Master and Slave modes, respectively.
Input sampling and encoded frame rates from 8kHz to 216kHz are supported with the appropriate register
settings.

Master
Clock

512fS (Normal)
256fS (Double Speed)
128fS (Quad Speed)
Divided by 2

PCM4220 DIT4192

MCKI BCK SCLK MCLK

LRCK SYNC
FS1 DATA SDATA CLK0
FS0 CLK1
S/M M/S

FS1 FS0 Mode CLK1 CLK0 Mode

LO LO Normal LO LO Quad Speed
LO HI Double Speed LO HI Double Speed
HI LO Quad Speed LO = ADC Master HI LO Reserved
HI HI Reserved HI = ADC Slave HI HI Normal

Figure 48. Interfacing the PCM4220 to a DIT4192

Submit Documentation Feedback 27

PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

DIX4192
or
PCM4220 SRC4392

BCK BCKA
LRCK LRCKA
DATA SDINA

MCKI MCLK

Divided by 2

512fS (Normal)
Master 256fS (Double Speed)
Clock 128fS (Quad Speed)

VDDPCM4220 = VIODIX4192 or SRC4392.

Audio data format if I2S or Left Justified.
Interface supports ADC Slave or Master configurations, depending on DIX4192, SRC4382, or SRC4392 register
setup.

Figure 49. Interfacing the PCM4220 to a DIX4192, SRC4382, or SRC4392

Table 8. Register Configuration Sequence for an ADC Master Mode Interface

REGISTER ADDRESS (hex) REGISTER DATA (hex) COMMENTS
7F 00 Select Register Page 0
00 Port A is Slave mode with Left-Justified audio data format, or
03
01 Port A is Slave mode with I2S Data format
04 00 Default for Port A Slave mode operation
64 Divide MCLK by 512 for Normal sampling,or
07 24 Divide MCLK by 256 for Double Speed Sampling, or
04 Divide MCLK by 128 for Quad Speed sampling
08 00 Line Driver and AESOUT buffer enabled
Data buffers on Register Page 2 are the source for the DIT
09 01
channel status (C) and user (U) data
01 34 Power up Port A and the DIT

Table 9. Register Configuration Sequence for an ADC Slave Mode Interface

REGISTER ADDRESS (hex) REGISTER DATA (hex) COMMENTS
7F 00 Select Register Page 0
08 Port A is Master mode with Left-Justified audio data format, or
03
09 Port A is Master mode with I2S Data format
03 Divide MCLK by 512 for Normal sampling, or
04 01 Divide MCLK by 256 for Double Speed sampling, or
00 Divide MCLK by 128 for Quad Speed sampling
64 Divide MCLK by 512 for Normal sampling,or
07 24 Divide MCLK by 256 for Double Speed Sampling, or
04 Divide MCLK by 128 for Quad Speed sampling
08 00 Line Driver and AESOUT buffer enabled
Data buffers on Register Page 2 are the source for the DIT
09 01
channel status (C) and user (U) data
01 34 Power up Port A and the DIT

28 Submit Documentation Feedback

 PCM4220
www.ti.com
SBAS407A – DECEMBER 2006 – REVISED MAY 2007

The DIT channel status (C) and user (U) data bits in register page 2 may be programmed after the DIT block
has powered up. To program these bits, disable buffer transfers by setting the BTD bit in control register 0x08 to
'1'. Then, select register page 2 using register address 0x7F. You can now load the necessary C and U data
registers for the intended application by writing the corresponding data buffer addresses. When you have
finished writing the C and U data, select register page 0 using register address 0x7F. Re-enable buffer transfers
by setting the BTD bit in control register 0x08 to '0'.

Submit Documentation Feedback 29

 PACKAGE OPTION ADDENDUM
www.ti.com 24-Sep-2007

PACKAGING INFORMATION

Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Type Drawing Qty
PCM4220PFB ACTIVE TQFP PFB 48 250 TBD Call TI Call TI
PCM4220PFBG4 ACTIVE TQFP PFB 48 250 TBD Call TI Call TI
PCM4220PFBR ACTIVE TQFP PFB 48 1000 TBD Call TI Call TI
PCM4220PFBRG4 ACTIVE TQFP PFB 48 1000 TBD Call TI Call TI
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.

Addendum-Page 1
 PACKAGE MATERIALS INFORMATION
www.ti.com 24-Sep-2007

TAPE AND REEL BOX INFORMATION

Device Package Pins Site Reel Reel A0 (mm) B0 (mm) K0 (mm) P1 W Pin1
Diameter Width (mm) (mm) Quadrant
(mm) (mm)
PCM4220PFBR PFB 48 SITE 60 330 16 9.6 9.6 1.5 12 16 Q2

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION
www.ti.com 24-Sep-2007

Device Package Pins Site Length (mm) Width (mm) Height (mm)
PCM4220PFBR PFB 48 SITE 60 346.0 346.0 0.0

Pack Materials-Page 2
 MECHANICAL DATA

MTQF019A – JANUARY 1995 – REVISED JANUARY 1998

PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK

0,27
0,50 0,08 M
0,17

36 25

37 24

48 13

0,13 NOM
1 12

5,50 TYP
7,20
SQ Gage Plane
6,80
9,20
SQ
8,80 0,25
0,05 MIN 0°– 7°
1,05
0,95
0,75
Seating Plane 0,45

0,08
1,20 MAX

4073176 / B 10/96

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties
may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Telephony www.ti.com/telephony
Low Power www.ti.com/lpw Video & Imaging www.ti.com/video
Wireless
Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated