SIFANG CSC-326EB V2.00 Transformer Protection IED Manual 2020-09
SIFANG CSC-326EB V2.00 Transformer Protection IED Manual 2020-09
SIFANG CSC-326EB V2.00 Transformer Protection IED Manual 2020-09
编 制:杨帆
校 核:秦嗣友
标准化审查:刘晓丰
审 定:张恒祥
版 本 号: V2.00
文件代号: 0000189070
出版日期: 2020.09
Version: V2.00
Doc. Code: 0000189070
Issued Date: 2020.09
Copyright owner: Beijing Sifang Automation Co., Ltd
Note: the company keeps the right to perfect the instruction. If equipment
does not agree with the instruction at anywhere, please contact our
company in time. We will provide you with corresponding service.
®
is registered trademark of Beijing Sifang Automation Co., Ltd.
We reserve all rights to this document, even in the event that a patent is issued and a
different commercial proprietary right is registered. Improper use, in particular reproduction
and dissemination to third parties, is not permitted.
This document has been carefully checked. If the user nevertheless detects any errors, he
is asked to notify us as soon as possible.
The data contained in this manual is intended solely for the product description and is not to
be deemed to be a statement of guaranteed properties. In the interests of our customers,
we constantly seek to ensure that our products are developed to the latest technological
standards as a result; it is possible that there may be some differences between the
hardware/software product and this information product.
Target audience
This manual mainly face to installation engineer, commissioning engineer
and operation engineer with perfessional electric and electrical knowledge,
rich experience in protection function, using protection IED, test IED,
responsible for the installation, commissioning, maintenance and taking
the protection IED in and out of normal service.
Technical support
In case of further questions concerning the CSC family, please contact
Sifang company or your local Sifang representative.
We provide the users with protection function and test training, the
warranty period is 5 years.
Safety information
Avoid to touching the circuitry when covers are removed. The IED
contains electirc circuits which can be damaged if exposed to
static electricity. Lethal high voltage circuits are also exposed
when covers are removed
I
Using the isolated test pins when measuring signals in open
circuitry. Potentially lethal voltages and currents are present
Changing the setting value group will inevitably change the IEDs
operation. Be careful and check regulations before making the
change
II
Contents
Chapter 1 Introduction.............................................................................................................1
1 IED overview..................................................................................................................2
2 IED characteristic ...........................................................................................................2
3 Basic function.................................................................................................................3
3.1 Protection function ..................................................................................................3
3.2 Control function ......................................................................................................7
3.3 Measurement function ............................................................................................7
3.4 Monitoring function .................................................................................................8
3.5 Communication mode .............................................................................................8
Chapter 2 Common functions ..................................................................................................9
1 Event record and analysis ............................................................................................ 10
1.1 Overview .............................................................................................................. 10
1.2 Fault record .......................................................................................................... 10
1.3 Waveform record .................................................................................................. 10
1.4 Sequence of event (SOE) ..................................................................................... 10
1.5 Operation record ................................................................................................... 11
2 Diagnostic function ....................................................................................................... 11
2.1 Overview .............................................................................................................. 11
2.2 Diagnostic principle............................................................................................... 11
3 Time synchronization function ...................................................................................... 11
3.1 Overview .............................................................................................................. 11
3.2 Synchronization principle ...................................................................................... 12
3.3 IRIG-B code synchronization mode ....................................................................... 12
3.4 PPS synchronization mode ................................................................................... 12
3.5 SNTP synchronization mode ................................................................................. 13
3.6 1588 synchronization mode .................................................................................. 13
4 Authorization ................................................................................................................ 13
Chapter 3 Fault phase selection component ...................................................................... 15
1 Overview...................................................................................................................... 16
2 Function module description......................................................................................... 16
3 Detailed description...................................................................................................... 17
3.1 Protection principle ............................................................................................... 17
3.1.1 Steady state component phase selector ............................................................ 17
3.1.2 Undervoltage phase selection component ......................................................... 17
Chapter 4 Basic protection component .............................................................................. 19
1 Startup component ....................................................................................................... 20
1.1 Overview .............................................................................................................. 20
1.2 Current sudden-change startup component........................................................... 20
1.3 Differential current startup component ................................................................... 20
2 Report .......................................................................................................................... 20
Chapter 5 Differential protection (87T) ............................................................................... 21
1 Overview...................................................................................................................... 22
2 Function module description......................................................................................... 23
3 Detailed description...................................................................................................... 24
3.1 Protection principle ............................................................................................... 24
3.1.1 Differential and restraint current calculation ....................................................... 25
3.1.2 Automatic Ratio compensation .......................................................................... 26
3.1.3 Automatic Vector group and zero sequence current compensation .................... 29
3.1.4 Instantaneous differential protection characteristic ............................................. 34
3.1.5 Treble slope percent differential protection characteristic ................................... 34
3.1.6 CT failure supervision........................................................................................ 40
3.1.7 CT Saturation supervision ................................................................................. 41
3.1.8 Differential current supervision .......................................................................... 42
3.1.9 Differential protection of variables...................................................................... 43
3.2 Setting list ............................................................................................................. 44
3.3 Report list ............................................................................................................. 45
3.4 Technical parameter.............................................................................................. 46
Chapter 6 Restricted earth fault protection (87REF) ........................................................... 47
1 Overview...................................................................................................................... 48
III
2Function module description......................................................................................... 48
3Detailed description...................................................................................................... 48
3.1 Protection principle ............................................................................................... 50
3.1.1 Differential and restraint current calculation ....................................................... 51
3.1.2 Automatic Ratio compensation .......................................................................... 53
3.1.3 Positive sequence current blocking ................................................................... 54
3.1.4 Restricted earth fault current alarm .................................................................... 54
3.2 Setting list ............................................................................................................. 55
3.3 Report list ............................................................................................................. 56
3.4 Technical parameter.............................................................................................. 56
Chapter 7 Impedance protection (21)................................................................................. 59
1 Overview...................................................................................................................... 60
2 Function module description......................................................................................... 60
3 Detailed description...................................................................................................... 61
3.1 Protection principle ............................................................................................... 61
3.2 Logic diagram ....................................................................................................... 63
3.3 Setting list ............................................................................................................. 64
3.4 Report list ............................................................................................................. 69
3.5 Technical parameter.............................................................................................. 70
Chapter 8 Interturn protection (16) ..................................................................................... 71
1 Overview...................................................................................................................... 72
2 Function module description......................................................................................... 72
3 Detailed description...................................................................................................... 72
3.1 Protection principle ............................................................................................... 72
3.2 Logic diagram ....................................................................................................... 74
3.3 Setting list ............................................................................................................. 74
3.4 Report list ............................................................................................................. 74
3.5 Technical parameter.............................................................................................. 74
Chapter 9 Overcurrent Protection (50, 51, 67) ................................................................... 75
1 Overview...................................................................................................................... 76
2 Function module description......................................................................................... 76
3 Detailed description...................................................................................................... 77
3.1 Protection principle ............................................................................................... 78
3.1.1 Inrush blocking components .............................................................................. 78
3.1.2 Compound voltage blocking unit ........................................................................ 79
3.1.3 Directional component....................................................................................... 81
3.1.4 Definite time ...................................................................................................... 82
3.1.5 Inverse time ...................................................................................................... 83
3.1.6 Trip characteristic .............................................................................................. 84
3.1.7 Logic diagram ................................................................................................... 84
3.2 Setting list ............................................................................................................. 85
3.3 Report list ........................................................................................................... 100
3.4 Technical parameter............................................................................................ 103
Chapter 10 Emergency overcurrent protection(50,51) ........................................................ 105
1 Overview.................................................................................................................... 106
2 Function module description....................................................................................... 106
3 Detailed description.................................................................................................... 107
3.1 Protection principle ............................................................................................. 107
3.1.1 Inrush blocking components ............................................................................ 107
3.1.2 Definite time .................................................................................................... 108
3.1.3 Inverse time .................................................................................................... 108
3.1.4 Trip characteristic ............................................................................................ 109
3.1.5 Logic diagram ................................................................................................. 110
3.2 Setting list ........................................................................................................... 110
3.3 Report list ........................................................................................................... 114
3.4 Technical parameter............................................................................................ 115
Chapter 11 Earth fault protection (50N, 51N, 67N) ............................................................. 117
1 Overview.................................................................................................................... 118
2 Function module description....................................................................................... 118
3 Detailed description.................................................................................................... 119
IV
3.1 Protection principle ............................................................................................. 119
3.1.1 Inrush blocking components ............................................................................ 119
3.1.2 Directional component..................................................................................... 120
3.1.3 Definite time .................................................................................................... 122
3.1.4 Inverse time .................................................................................................... 122
3.1.5 Trip characteristic ............................................................................................ 123
3.2 Setting list ........................................................................................................... 124
3.3 Report list ........................................................................................................... 141
3.4 Technical parameter............................................................................................ 142
Chapter 12 Emergency earth fault protection(50N,51N) ..................................................... 145
1 Overview.................................................................................................................... 146
2 Function module description....................................................................................... 146
3 Detailed description.................................................................................................... 147
3.1 Protection principle ............................................................................................. 147
3.1.1 Inrush blocking components ............................................................................ 147
3.1.2 Definite time .................................................................................................... 147
3.1.3 Inverse time .................................................................................................... 148
3.1.4 Trip characteristic ............................................................................................ 149
3.1.5 Logic diagram ................................................................................................. 149
3.2 Setting list ........................................................................................................... 150
3.3 Report list ........................................................................................................... 153
3.4 Technical parameter............................................................................................ 154
Chapter 13 Negative sequence current protection (46) ...................................................... 155
1 Overview.................................................................................................................... 156
2 Function module description....................................................................................... 156
3 Detailed description.................................................................................................... 157
3.1 Protection principle ............................................................................................. 157
3.1.1 Definite time .................................................................................................... 157
3.1.2 Inverse time .................................................................................................... 157
3.1.3 Trip characteristic ............................................................................................ 158
3.2 Setting list ........................................................................................................... 159
3.3 Report list ........................................................................................................... 167
3.4 Technical parameter............................................................................................ 167
Chapter 14 Overvoltage protection (59) ............................................................................. 169
1 Overview.................................................................................................................... 170
2 Function module description....................................................................................... 170
3 Detailed description.................................................................................................... 171
3.1 Protection principle ............................................................................................. 171
3.1.1 Definite time .................................................................................................... 171
3.1.2 Inverse time .................................................................................................... 171
3.1.3 Trip characteristic ............................................................................................ 173
3.1.4 Logic diagram ................................................................................................. 173
3.2 Setting list ........................................................................................................... 173
3.3 Report list ........................................................................................................... 177
3.4 Technical parameter............................................................................................ 177
Chapter 15 Zero sequence voltage protection (64) ............................................................ 179
1 Overview.................................................................................................................... 180
2 Function module description....................................................................................... 180
3 Detailed description.................................................................................................... 181
3.1 Protection principle ............................................................................................. 181
3.1.1 Definite time .................................................................................................... 181
3.1.2 Inverse time .................................................................................................... 181
3.1.3 Trip characteristic ............................................................................................ 182
3.2 Setting list ........................................................................................................... 183
3.3 Report list ........................................................................................................... 187
3.4 Technical parameter............................................................................................ 187
Chapter 16 Negative sequence voltage protection (47) ...................................................... 189
1 Overview.................................................................................................................... 190
2 Function module description....................................................................................... 190
3 Detailed description.................................................................................................... 191
V
3.1 Protection principle ............................................................................................. 191
3.1.1 Definite time .................................................................................................... 191
3.1.2 Inverse time .................................................................................................... 191
3.1.3 Trip characteristic ............................................................................................ 192
3.2 Setting list ........................................................................................................... 192
3.3 Report list ........................................................................................................... 196
3.4 Technical parameter............................................................................................ 196
Chapter 17 Undervoltage protection (27) ........................................................................... 197
1 Overview.................................................................................................................... 198
2 Function module description....................................................................................... 198
3 Detailed description.................................................................................................... 199
3.1 Protection principle ............................................................................................. 199
3.1.1 Blocking condition ........................................................................................... 199
3.1.2 Definite time .................................................................................................... 200
3.1.3 Inverse time .................................................................................................... 200
3.1.4 Trip characteristic ............................................................................................ 201
3.1.5 Logic diagram ................................................................................................. 202
3.2 Setting list ........................................................................................................... 203
3.3 Report list ........................................................................................................... 205
3.4 Technical parameter............................................................................................ 206
Chapter 18 Thermal overload protection (49) ..................................................................... 207
1 Overview.................................................................................................................... 208
2 Function module description....................................................................................... 208
3 Detailed description.................................................................................................... 208
3.1 Protection principle ............................................................................................. 209
3.2 Setting list ........................................................................................................... 210
3.3 Report list ........................................................................................................... 211
3.4 Technical parameter............................................................................................ 211
Chapter 19 Circuit Breaker Failure protection (50BF) ......................................................... 213
1 Overview.................................................................................................................... 214
2 Function module description....................................................................................... 214
3 Detailed description.................................................................................................... 215
3.1 Protection function .............................................................................................. 215
3.1.1 Current check.................................................................................................. 216
3.1.2 Breaker auxiliary contacts check ..................................................................... 216
3.1.3 CBF protection trip logic .................................................................................. 217
3.2 Setting list ........................................................................................................... 217
3.3 Report list ........................................................................................................... 219
3.4 Parameters ......................................................................................................... 220
Chapter 20 Dead zone protection (50DZ) .......................................................................... 221
1 Overview.................................................................................................................... 222
2 Function module description....................................................................................... 223
3 Detailed description.................................................................................................... 223
3.1 Protection principle ............................................................................................. 223
3.2 Setting list ........................................................................................................... 226
3.3 Report list ........................................................................................................... 226
3.4 Technical parameter............................................................................................ 226
Chapter 21 Stub protection (50STUB) ............................................................................... 227
1 Overview.................................................................................................................... 228
2 Function module description....................................................................................... 228
3 Detailed description.................................................................................................... 229
3.1 Protection principle ............................................................................................. 229
3.2 Setting list ........................................................................................................... 230
3.3 Report list ........................................................................................................... 230
3.4 Technical parameter............................................................................................ 231
Chapter 22 Pole discrepancy protection (62PD)................................................................. 233
1 Overview.................................................................................................................... 234
2 Function module description....................................................................................... 234
3 Detailed description.................................................................................................... 235
3.1 Protection principle ............................................................................................. 235
VI
3.2 Logic diagram ..................................................................................................... 235
3.3 Setting list ........................................................................................................... 236
3.4 Report list ........................................................................................................... 237
3.5 Technical parameter............................................................................................ 237
Chapter 23 Overexcitation protection (24).......................................................................... 239
1 Overview.................................................................................................................... 240
2 Function module description....................................................................................... 240
3 Detailed description.................................................................................................... 241
3.1 Protection principle ............................................................................................. 241
3.2 Setting list ........................................................................................................... 244
3.3 Report list ........................................................................................................... 245
3.4 Technical parameter............................................................................................ 246
Chapter 24 Underfrequency Protection (81UF) .................................................................. 247
1 Overview.................................................................................................................... 248
2 Function module description....................................................................................... 248
3 Detailed description.................................................................................................... 249
3.1 Protection principle ............................................................................................. 249
3.1.1 Protection function introduction ....................................................................... 249
3.1.2 Logic diagram ................................................................................................. 250
3.2 Setting list ........................................................................................................... 250
3.3 Report list ........................................................................................................... 251
3.4 Technical parameter............................................................................................ 251
Chapter 25 Overfrequency protection (81OF) .................................................................... 253
1 Overview.................................................................................................................... 254
2 Function module description....................................................................................... 254
3 Detailed description.................................................................................................... 255
3.1 Protection principle ............................................................................................. 255
3.1.1 Protection function introduction ....................................................................... 255
3.1.2 Logic diagram ................................................................................................. 256
3.2 Setting list ........................................................................................................... 256
3.3 Report list ........................................................................................................... 257
3.4 Technical parameter............................................................................................ 257
Chapter 26 Non-electric protection .................................................................................... 259
1 Overview.................................................................................................................... 260
2 Function module description....................................................................................... 260
3 Detailed description.................................................................................................... 260
3.1 Protection principle ............................................................................................. 260
3.2 Setting list ........................................................................................................... 260
3.3 Report list ........................................................................................................... 261
Chapter 27 Side differential protection ............................................................................... 263
1 Overview.................................................................................................................... 264
2 Function module description....................................................................................... 264
3 Detailed description.................................................................................................... 264
3.1 Protection principle ............................................................................................. 266
3.1.1 Differential and restraint current calculation ..................................................... 266
3.1.2 Automatic Ratio compensation ........................................................................ 267
3.1.3 CT failure supervision...................................................................................... 268
3.1.4 Side differential CT Saturation supervision ...................................................... 269
3.1.5 Side differential current supervision ................................................................. 270
3.2 Setting list ........................................................................................................... 271
3.3 Report list ........................................................................................................... 271
3.4 Technical parameter............................................................................................ 272
Chapter 28 Secondary circuit supervision .......................................................................... 273
1 Overview.................................................................................................................... 274
2 Function module description....................................................................................... 274
3 Detailed description.................................................................................................... 275
3.1 Protection principle ............................................................................................. 275
3.1.1. Protection function introduction ....................................................................... 275
3.1.2. Logic diagram ................................................................................................. 275
3.2 Setting list ........................................................................................................... 277
VII
3.3 Report list ........................................................................................................... 278
3.4 Technical parameter............................................................................................ 279
Chapter 29 Gap protection ................................................................................................ 281
1 Overview.................................................................................................................... 282
2 Function module description....................................................................................... 282
3 Detailed description.................................................................................................... 283
3.1 Protection principle ............................................................................................. 283
3.2 Setting list ........................................................................................................... 283
3.3 Report list ........................................................................................................... 284
Chapter 30 Overload protection ......................................................................................... 287
1 Overview.................................................................................................................... 288
2 Function module description....................................................................................... 288
3 Detailed description.................................................................................................... 289
3.1 Protection principle ............................................................................................. 289
3.2 Configuration specification of BO module ............................................................ 289
3.3 Setting list ........................................................................................................... 290
3.4 Report list ........................................................................................................... 292
Chapter 31 User-defined function ...................................................................................... 293
1 Overview.................................................................................................................... 294
2 User-defined configuration ......................................................................................... 294
2.1 Open project ....................................................................................................... 294
2.2 Binary input configuration.................................................................................... 294
2.3 Binary output configuration ................................................................................. 295
2.4 LED configuration ............................................................................................... 297
2.5 IO Matrix configuration ........................................................................................ 298
2.5.1 IO Matrix channel configuration ....................................................................... 298
2.5.2 IO Matrix function configuration ....................................................................... 298
2.6 Binary input switch setting group ......................................................................... 299
2.6.1 Function description ........................................................................................ 299
2.6.2 Setting list ....................................................................................................... 300
2.7 Configuration startup........................................................................................... 300
2.8 Other configuration ............................................................................................. 301
2.9 Defined logic....................................................................................................... 302
2.10 Connector attribute change ................................................................................. 302
Chapter 32 Control function ............................................................................................... 305
1 CB/Isolator control...................................................................................................... 306
1.1 Introduction......................................................................................................... 306
1.2 Function module description ............................................................................... 306
1.3 Detailed description ............................................................................................ 306
2 Direct control .............................................................................................................. 307
2.1 Introduction......................................................................................................... 307
2.2 Function module description ............................................................................... 307
2.3 Detailed description ............................................................................................ 307
3 Tap control ................................................................................................................. 307
3.1 Overview ............................................................................................................ 307
3.2 Description of function module ............................................................................ 307
3.3 Detailed description ............................................................................................ 308
4 Report list .................................................................................................................. 308
Chapter 33 Substation communication .............................................................................. 309
1 Overview.................................................................................................................... 310
2 Communication protocol ............................................................................................. 310
2.1 IEC 61850-8-1 communication protocol............................................................... 310
2.2 IEC 60870-5-103 communication protocol ........................................................... 310
3 Communication port ................................................................................................... 310
3.1 Front plate communication port ........................................................................... 310
3.2 RS485 communication port ................................................................................. 310
3.3 Ethernet communication port .............................................................................. 310
4 Technical parameter ................................................................................................... 311
5 Typical substation communication mode..................................................................... 312
6 Typical clock synchronization mode............................................................................ 312
VIII
Chapter 34 Man-machine interface (MMI) and operation.................................................... 313
1 Overview.................................................................................................................... 314
2 Function description ................................................................................................... 314
2.1 Liquid crystal display(LCD).................................................................................. 314
2.2 Man-machine interface (MMI) ............................................................................. 314
2.3 Menu structure.................................................................................................... 316
Chapter 35 IED hardware .................................................................................................. 323
1 Overview.................................................................................................................... 324
1.1 IED structure....................................................................................................... 324
1.1.1 4U, 19 2 inch device ...................................................................................... 324
1.1.2 4U, 19inch device............................................................................................ 325
1.2 Module arrangement diagram ............................................................................. 326
1.2.1 4U, 19 2 inch device ...................................................................................... 326
1.2.2 4U, 19inch device............................................................................................ 326
2 Analog input module .................................................................................................. 326
2.1 Overview ............................................................................................................ 326
2.2 Analog input module introduction ........................................................................ 327
2.3 Technical parameter ........................................................................................... 327
3 BI modules ................................................................................................................. 328
3.1 Introduction......................................................................................................... 328
3.2 BI Module description ......................................................................................... 328
3.3 Technical parameter ........................................................................................... 329
4 BO modules ............................................................................................................... 330
4.1 Introduction......................................................................................................... 330
4.2 BO Module description........................................................................................ 330
4.3 Technical parameter ........................................................................................... 331
5 BIO module ................................................................................................................ 332
5.1 Overview ............................................................................................................ 332
5.2 BIO module introduction...................................................................................... 332
5.3 Technical parameter ........................................................................................... 333
6 CPU module .............................................................................................................. 334
6.1 Overview ............................................................................................................ 334
6.2 CPU module terminal diagram ............................................................................ 334
6.3 Technical parameter ........................................................................................... 337
7 Power supply module ................................................................................................. 338
7.1 Overview ............................................................................................................ 338
7.2 Power supply module terminals diagram ............................................................. 338
7.3 Technical parameter ........................................................................................... 339
8 TCS Module ............................................................................................................... 340
8.1 Overview ............................................................................................................ 340
8.2 TCS Module instructions ..................................................................................... 340
8.3 Technical parameter ........................................................................................... 343
9 Test ............................................................................................................................ 344
10 Structural design ........................................................................................................ 346
11 CE Certification .......................................................................................................... 346
Chapter 36 Appendix......................................................................................................... 347
1 IED parameter............................................................................................................ 348
2 Common setting ......................................................................................................... 349
3 Report list .................................................................................................................. 350
3.1 Alarm report ........................................................................................................ 350
3.2 Operation Report ................................................................................................ 351
4 Analog list .................................................................................................................. 352
5 Connector list ............................................................................................................. 356
6 Typical wiring ............................................................................................................. 358
7 Inverse time characteristic .......................................................................................... 361
7.1 Twelve types of IEC and ANSI time inverse property curve ................................. 361
7.2 Definable properties by the user.......................................................................... 361
8 CT requirements ........................................................................................................ 362
8.1 Overview ............................................................................................................ 362
IX
8.2 Current transformer classification ........................................................................ 362
8.3 Abbreviations (based on IEC 60044-1, IEC 60044-6 standard) ............................ 363
8.4 Basic current transformer requirements............................................................... 363
8.4.1 Protection check current .................................................................................. 363
8.4.2 CT classification .............................................................................................. 364
8.4.3 Precision level ................................................................................................. 365
8.4.4 CT ratio ........................................................................................................... 366
8.4.5 Rated secondary current ................................................................................. 366
8.4.6 Secondary load ............................................................................................... 366
8.4.7 Rated equivalent secondary electromotive force requirements......................... 366
9 Abbreviation comparison table ................................................................................... 368
X
Chapter 1Chapter 1 Introduction
Chapter 1 Introduction
1
Chapter 1Chapter 1 Introduction
1 IED overview
It is selective, reliable and high speed IED (Intelligent Electronic Device)
for transformer protection with powerful capabilities, which is suitable for
large and medium two- or three-winding transformers, and can be the
complicated application as main protection unit or full functions unit and
the communication with station automation system. The integrated and
flexible logic makes IED suitable for all winding connection mode.
Table 1 CSC-326 Application description
Type Sub-type Description
This series of IEDs use the new design concept, all the IEDs are
established in a general hardware and software platform. All functions are
modulized designed and at the same time diagnosis and debugging tools
are also provided. According to the actual needs of the field, through the
visual chart logic, users can customize all kinds of protection and control
logic. The equipment is highly reliable, flexible and maintainable and can be
adapted to the different site conditions.
2 IED characteristic
CSC-326 series transformer protection IED contains selectivity, reliability
and speed, application range is as bellow:
1) Integrated protection function and monitor and control function;
2) Meeting demands for three-phase tripping in transmission and
distribution grid;
3) Adopt corresponding type for different bay;
a) It is applicable to low voltage side with branch of three-winding
transformer and equipped with differential and three-side backup
protection.
b) Differential protection picks up current IH1 from high voltage side,
IH2 from high voltage side 2, IM1 from medium side, IM2 from
medium side, IL1 from low voltage side 1, IL2 from low voltage
side 2 and IL3 from low voltage side 3, the branch current is
selected, according to the different branch number of high,
medium and low voltage side.
c) Backup protection of high voltage side acquiescently picks up the
sum current of IH1 and IH2, backup protection of high voltage
side acquiescently picks up the sum current of IM1 and IM2,
backup protection of low voltage side 1, side 2 and side 3
acquiescently picks up current of IL1, IL2 and IL3 respectively.
d) It is equipped with overcurrent protection scheme of IEC 61850
GOOSE message.
4) It is equipped with breaker position monitoring function;
2
Chapter 1Chapter 1 Introduction
3 Basic function
3.1 Protection function
Functions supported by CSC-326-EB(L) and its typical application are as
follows, the optional functions can be selected, according to the ordering
code.
Table 2 Typical application configuration
IEC 61850
Description ANSI code Remark
Logic node name
Three-winding
87T PDIF
differential
Two-winding
87T PDIF
differential
Split side differential 87T PDIF
Restricted earth
87N REFPDIF HV/MV/LV
fault protection
Impedance
21 HV/MV
protection
Overcurrent
50,51 PTOC HV/MV/LV1/LV2/LV3
protection
Directional
overcurrent 51V, 67 PTOC HV/MV/LV1/LV2/LV3
protection
Emergency
overcurrent 50, 51 PTOC HV/MV
protection
Self-produced
zero-sequence 50N, 51N PEFM HV/MV/LV1/LV2/LV3
current protection
External earth fault
50G, 51G PEFM HV/MV1/LV2/LV3
protection
3
Chapter 1Chapter 1 Introduction
IEC 61850
Description ANSI code Remark
Logic node name
Direction earth fault
67N PEFM HV/MV1/LV2/LV3
protection
Emergency earth
50N, 51N PEFM HV/MV
fault protection
Negative sequence
46 PPBR HV/MV/LV1/LV2/LV3
current protection
Overvoltage
59 PTOV HV/MV
protection
Zero sequence
64 LV1
voltage protection
Negative sequence
47 PPBV HV/MV
voltage protection
Undervoltage
27 PTUV HV/MV
protection
Thermal overload
49 PTTR HV
protection
CBF protection 50BF RBRF HV/MV/LV1/LV2
Interturn protection
Non-electric
(BI-BO)
protection
CT failure HV/MV/LV
4
Chapter 1Chapter 1 Introduction
59N
220kV
21
50/51/51V
*
50BF 50BF
49 49
● ● 87N
50N/51N
87T
87N ●
*
●
*
50N/51N
21
50/51/51V
*
59N
110kV
Busbar 1
Busbar 2
50/51
*
10kV
Figure 1 Application 1
5
Chapter 1Chapter 1 Introduction
59N
110kV
21
50/51/51V
50BF
49
● ● 87N
50N/51N
87T
● 87N
*
●
*
50N/51N
50BF
49
21
50/51/51V
59N
Meter
*
35kV
Figure 2 Application 2
6
Chapter 1Chapter 1 Introduction
500kV
21
50/51/51V 50BF
50N/51N
87T
220kV
24 87N 87T
Bus I Bus II
*
ComWinding
* *
*
*
21
50/51/51V
50N/51N
50BF
50/51/51V CT4
50N/51N
64 *
35kV
Figure 3 Application 3
Description
Circuit breaker, disconnector and other switching devices control
Description
Current: Ia, Ib, Ic
Voltage: Ua, Ub, Uc, Uab, Ubc, Uca
Active power: P, Pa, Pb, Pc
Reactive power: Q, Qa, Qb, Qc
Power factor: COSφ
Frequency: F
7
Chapter 1Chapter 1 Introduction
Description
Self-diagnosis function
Communication protocol
IEC61850 Protocol
IEC60870-5-103 Protocol
DNP3.0
MODBUS
8
Chapter 2 Chapter 1Common functions
9
Chapter 2 Chapter 1Common functions
10
Chapter 2 Chapter 1Common functions
2 Diagnostic function
2.1 Overview
The device realizes the hardware and software self-checking and
monitoring of the device by means of energizing self-diagnosis and
operation self-monitoring to ensure the high reliability of the operation of
the device. Self-checking objects include key components of hardware
(such as analog sampling circuit, BIO output circuit, RAM and ROM) and
hardware accessories (such as backup battery, communication interface)
and important running parameters (such as settings, soft connectors), in
addition, the embedded two level software monitor can be used to monitor
the operation conditions of the software. When the device detects any
abnormal conditions, the device will record the abnormal events and drive
signal node and LED lights. For the key abnormal conditions, the device
will block the protection function and the important output circuit to prevent
the device from malfunctions.
The user can also check the important hardware circuit of the device
through the test command provided by the device, such as the AC circuit,
BI circuit and BO circuit, etc..
In order to cooperate automation system engineering implementation, the
device provides remote point test function, so the local SCADA and remote
master database can be checked, so the complicated manual point check
operation between the SCADA operator and remote operator is avoided.
Mainly includes the telesignalisation point check, telemetry point check.
11
Chapter 2 Chapter 1Common functions
Module
12
Chapter 2 Chapter 1Common functions
time of the substation will be regarded as valid time and the IED time is
synchronized with it. After receiving the pulse signal, the CPU can
automatically adapt to the positive and negative pulses.
4 Authorization
To safeguard the interests of customers, accesses to the IED and the
debugging software are restricted in terms of authorization. In practice,
attention should be paid to the following aspects in the use of the IED and
associated debugging software:
1) There are two types of access to the IED:
a) Local, through the local HMI
b) Remote, through the communication ports
2) Different users have different authority to access to or operate device
or test the software
13
Chapter 3 Chapter 1Fault phase selection component
15
Chapter 3 Chapter 1Fault phase selection component
1 Overview
The fault phase selector component can distinguish the fault phase, and
make use of various phase selection principles to judge the different fault
conditions, so as to meet the requirements of trip phase selection.
The fault uses steady-status sequence component to judge the phase, for
power supply, terminal fault small current or no current, the low voltage
phase selector is used to judge the phase.
When the local side over-current protection trips, the fault phase selection
is triggered, which is only used to judge the fault current generated by the
local side fault.
Phase selection function can be blocked by external binary input, VT
failure and CT failure.
If the voltage connector of local side is disabled, the fault phase selection
function of local side will be disabled.
Figure 5 Input and output signal diagram of fault phase selector component function
Table 7 Parameter description
16
Chapter 3 Chapter 1Fault phase selection component
3 Detailed description
3.1 Protection principle
3.1.1 Steady state component phase selector
The steady status component phase selector selects the phase through
the angle between zero sequence current component and negative
sequence current components, and the phase impedance is used to
confirm whether the phase selection is correct.
The analysis shows that the angle between the zero sequence current
component and negative sequence current component of the fault current
can be used to select the fault phase, the analysis is shown in the following
figure:
I0a
0 0
+30 AN,BCN -30
ABN BCN
0 0
+90 -90
CN,ABN BN,CAN
0 0
+150 CAN -150
For example, the angle between the negative sequence component and
the zero sequence components is between -30 degrees and +30 degrees,
and the fault type is a phase grounding or fault between phase B and C or
grounding fault between phase B and C.
As shown in the table above, area 2, 4, and 6 directly reflect the relative
fault type, but area 1, 3, and 5 may reflect the existence of two types of
fault, at this point, it is distinguished through phase impedance calculation.
If the phase impedance is larger than that of the phase impedance setting
value, the possibility of phase fault is eliminated, and it is judged to the
corresponding single-phase grounding fault, or it is judged to the
corresponding phase fault.
3.1.2 Undervoltage phase selection component
The steady status component phase selector is not reliable in the weak
17
Chapter 3 Chapter 1Fault phase selection component
feedback system, and the low voltage phase selector is applied to the
weak feedback system.
Discriminant formula for single phase fault and interphase fault is as
follows:
Upe<k×Upe_Secondary
or
Upp <k×Upp_Secondary
Where:
1) Upe and Upp are phase-to-earth voltage and phase-to-phase voltage
respectively
2) U_Secondary is system secondary rated voltage value
3) k is internal coefficient
For example, if only A phase voltage is low, it is judged to be A phase fault;
if only the AB phase-to-earth voltage is low, it is judged to be AB phase
fault; if AB, BC and CA phase-to-earth voltage are all low, then it is judged
to be three-phase fault.
18
Chapter 4 Basic protection component
19
Chapter 4 Basic protection component
1 Startup component
1.1 Overview
Startup component is used to detect faults in power system and initiate
related programs to selectively remove faults. The main startup
components of CSC-326 are abrupt-change current component and
differential startup component.
Startup component includes:
1) Current sudden-change startup component;
2) Differential current startup component.
i I _ startup
i i (t ) 2 i (t T ) i (t 2T )
Where:
I_startup is fixed threshold value (when secondary value of CT is 1A,
I_startup=0.2A; when secondary value of CT is 5A, I_startup =1A).
2 Report
Table 9 Report list
Report Description
IED startup IED startup
20
Chapter 5 Differential protection(87T)
21
Chapter 5 Differential protection (87T)
1 Overview
The numerical current differential protection represents the main protection
function of the IED. It provides a fast short-circuit protection for power
transformers. The protected zone is selectively limited by the CTs at its
ends. The device is able to perform this function on 2 or 3 winding
transformers in a variety of voltage levels and protected object types.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
The IED provides numerical differential protection function which can be
used to protect power transformers in various configurations. For example,
it is possible to use it for a two-winding transformer, three-winding
transformer as well as auto-transformer. Examples for some of
applications are illustrated in the below figure.
CSC-326
CSC-326
22
Chapter 5 Differential protection(87T)
CSC-326
CSC-326
23
Chapter 5 Differential protection (87T)
DiffTripBO
1 1
Ena_Diff PerDiffATrip
2
PerDiffBTrip
3
PerDiffCTrip
4
InstDiffATrip
5
InstDiffBTrip
6
InstDiffCTrip
7
CT_Fail
8
Diff_Alm
9
IrushBlkDiff
10
BlkDiff3or5Harm
Input:
ENA_Function "DiffConn",the corresponding hard connector is
Ena_Diff
Ena_Diff_5
Output:
CT_Fail CT failure
3 Detailed description
3.1 Protection principle
This section describes basic principle of differential protection function.
First, the case of a single phase transformer with two windings is
considered. The basic principle is based on current comparison at two
sides of the protected object. Indeed, the differential protection function
makes use of the fact that a protected object carries always the same
current at its two sides in healthy operation condition. This current flows
into one side of the protected object and leaves it from the other side. A
difference in currents is an indication of a fault within this section. An
24
Chapter 5 Differential protection(87T)
example of this condition is shown in below figure, when a fault inside the
protected zone causes a current I1prim. + I2prim flowing in from both sides
of the protected object.
IED area
I1-prim. I2-prim.
CT-1 CT-2
Protected
transformer
I1 I2
CSC-326
Figure 12 Basic principle of differential protection for two ends (single phase)
For protected objects with three or more sides, the basic principle is
expanded in that the total of all currents flowing into the protected object is
zero in healthy operation, whereas in case of a fault the total in-flowing
current is equal to the fault current.
When an external fault causes a heavy current to flow through the
protected transformer, differences in the magnetic characteristics of the
current transformers CT-1 and CT-2 under saturation condition may cause
a significant difference in the secondary currents I1+I2 connected to IED. If
the difference is greater than the pickup threshold, the differential
protection function can trip even though no fault occurred in the protected
zone. To prevent the protection function from such erroneous operation, a
restraint (stabilizing) current is brought in. For differential protection IED,
the restraint current is normally derived from the I1 and I2. The next
subsection goes on to demonstrate how the differential and restraint
currents are calculated.
3.1.1 Differential and restraint current calculation
The differential current Idiff and the restraining current Ires are calculated
by the following equation. The following definitions apply for each phase of
the protected object.
N
I diff
i 1
Ii
N 1
1
I res 2 I j (max)
i 1
I i (i j )
25
Chapter 5 Differential protection (87T)
To clarify the situation, three important operating conditions with ideal and
matched measurement qualities are examined.
1) External fault:
I1 flows into the protected zone,I2 leaves the protected zone, i.e. I2 = –I1.
Idiff = I1 + I2 = I1 – I1 = 0
Ires = 0.5×| I1 - (–I1) | = 0.5×|2I1| = |I1|
No tripping effect (Idiff = 0); the restraint (Ires) corresponds to the external
fault current flowing through the protected object.
2) Internal fault, fed with equal currents from both sides:
that isI2 = I1
Idiff = I1 + I2 = I1 + I1 = 2 I1
Ires = 0.5×| I1 - I1| = 0
Tripping effect (Idiff) corresponds to double the fault current, and restraint
value (Ires) are equal to zero.
3) Internal fault, fed from one side only:
supposeI2 = 0
Idiff = I1 + I2 = I1 + 0 = I1
Ires = 0.5×|I1 - I2| =0.5× |I1 - 0| = 0.5×|I1|=0.5 I1
Tripping quantity (Idiff) and restraint quantity (Ires) are equal and
correspond to the single-sided fault current.
The results show that the device is capable to properly discriminate
internal and external faults by using the definitions proposed for differential
and restraint current. However, the device is still subjected to some
influences that induce differential currents even during normal operation
condition. These influences should be compensated in appropriate
manners. The specific treatments designed to cope with these influences
includes automatic ratio compensation and automatic vector group
compensation which are explored in the next subsections.
26
Chapter 5 Differential protection(87T)
SN
I 1N
3U 1N
27
Chapter 5 Differential protection (87T)
SN=160MVA
U1N-HV=230kV U1N-LV=63kV
CTRATIO=500/1A CTRATIO=2000/1A
160MVA
I1N HV 402 A
3 230
I1N HV 402
I 2 N HV 0.804 A
nCT 500
160 MVA
I 1N LV 1466 A
3 63
1466
I 2 N LV 0.733 A
2000
0.804
K CT LV 1.097
0.733
160MVA 160MVA
U1N-HV=230kV U1N-MV=63kV
CTRATIO=500/1A CTRATIO=2000/1A
U1N-LV=20kV 25MVA
CTRATIO=2500/1A
28
Chapter 5 Differential protection(87T)
I 1N LV 4619
I 2N LV 1.848A
nCT 2500
0.804
K CT LV 0.435
1.848
29
Chapter 5 Differential protection (87T)
A B C
Yy0 c b
C B
a b c
Figure 15 Vector Group and zero sequence compensation for Yy0 transformer
The equations including the coefficient matrix are as follow:
I A 1 -1 0 I A
1
I B 0 1 -1 I B
I 3
-1 0 1 I C
C
I a 1 -1 0 Ia
1
I b 0 1 -1 I b
I 3
-1 0 1 I c
c
30
Chapter 5 Differential protection(87T)
A B C
A
a
Yd1 c
C b B
a b c
31
Chapter 5 Differential protection (87T)
A B C
A
c(c’)
Ydd3 a(a’)
C b(b’) B
A
c
Yd5 b
a
C B
c a b
32
Chapter 5 Differential protection(87T)
I
a I
2 1 1 a
1
. I
I b . 1 2 1 b
3 1 1 2
I c I c
5) Take example for Dy1 connection, including similar ones of Dy1 and
Dyn1 without earthing transformer installed at delta side. Below figure
shows an example in case of Dy1 connection group with no earthed
star point.
A B C
Dy1 c
b
C B
a b c
I a 1 -1 0 I a
1
I b 0 1 -1 I b
I 3
-1 0 1 I c
c
Subsequent to application of the magnitude, vector group and zero
sequence compensation, the IED use the following calculated quantities
(per phase) to discriminate between internal and external faults:
fundamental component of differential and restraint currents together with
instantaneous value, second and 5th harmonic contents of differential
current. The following sections go on to demonstrate the fault recognition
criteria using these derived quantities.
33
Chapter 5 Differential protection (87T)
DiffProttFcnOn=1 &
Instantaneous differential
phase A output
IDA>“InstantDiffCurrSet”
&
Instantaneous differential
phase B output
IDB> “InstantDiffCurrSet”
&
Instantaneous differential
phase C output
IDC> “InstantDiffCurrSet”
34
Chapter 5 Differential protection(87T)
Slope 3
Trip area
Slope 2 Restraint
Slope 1 area
Differential 1 restranit
startup
1 restraint break point 1 1 restraint break point 2 Restraint current
35
Chapter 5 Differential protection (87T)
region and the beginning of the slope 3 region. This setting should be set
to the level at which any of the protection CTs is probable to saturate.
In the range of high through fault currents which may give rise to high
differential currents as a result of CT saturation, branch 3 is applicable to
provide additional stabilization. The setting for the slope 3 (the setting is
“Slope3RatioRestrCoef”) is applicable up to the point at which the branch
intersects the characteristic of instantaneous differential protection.
As a summary of the fault detection using operating characteristics of the
above figure, the calculated differential and restraint currents, IDiff and
IRest, are compared by the differential protection with the operating
characteristic according to the following formula ,
36
Chapter 5 Differential protection(87T)
DiffFcnOn=1
&
“DiffOn”=1
Ratio differential
blocking Phase A
Phase C
I diff C , I rest C Ratio differential
& Phase C output
ID>
Ratio differential
blocking Phase C
“CTFailBlkDiff”=1
&
CT failure
37
Chapter 5 Differential protection (87T)
The smaller values of X(k) represent that the calculated point corresponds
to fault condition with higher confidence level. Alternatively, the larger
values of X(k) gives a picture that there is large content of inrush current in
the waveform. Assume that X(k) belongs to “inrush Fuzzy class” with
membership function of A[X(k)]. Then, the fuzzy similarity coefficient for
the n calculated values of X(k) in one cycle is defined as below equation.
n
N A[ X (k )] / n
k 1
The derived value of N is used in the IED to assess the differential current
corresponds to inrush condition or not. To do so, the value of N is
compared with a threshold K, and inrush content is recognized in the
current waveform, if N>K.
DiffFcnOn=1
≥1 2ndHBlkDiff
“DiffOn”=1
&
“ExcitInrushBlkDiff”=1
&
“2ndHRestr”=1 ≥1 PerDiffBlockPhaseA
T
I diff A 2
K 2
I diff A
&
T
≥1 PerDiffBlockPhaseB
I diff B 2
K 2
I diff B
≥1 PerDiffBlockPhaseC
I diff C 2 &
K 2 T
I diff C
K 2 :“2NDHRestrCoef” T:“2ndHCrossBlkTime”
Figure 23 Logic diagram of excitation inrush detected by using the secondary harmonic
mode
38
Chapter 5 Differential protection(87T)
DiffFcnOn=1
“DiffOn”=1
&
& PerDiffBlockPhaseA
“ExcitInrushBlkDiff”=1
“2ndHRestr”=0
& PerDiffBlockPhaseB
& PerDiffBlockPhaseC
Phase C Fuzzy Recognition
Figure 24 Logic diagram of excitation inrush detected by using fuzzy recognition mode
3.1.5.2 Overexcitation stabilization
Apart from the second harmonic, other harmonic contents can be selected
in the IED to cause stabilization of percent differential protection. This is
because the fact that unwanted differential currents caused by transformer
overexcitation may result in false tripping of the percent differential
protection. Since steady state overexcitation is characterized by odd
harmonics, the third or the fifth harmonic can be selected in the IED to
judge for overexcitation stabilization. If it is desired to impose a blocking
condition to percent differential protection by these harmonics, logic switch
“OEBlkDiff” should be set to “1-on”. By applying this setting, alarm report
entitled “3rd/5thHBlkDiff” is issued whenever third or fifth harmonic
detection impose a blocking condition to differential protection.
It is possible to use logic switch “OE5thHOn” to select whether 3rd or 5th
harmonic detection is utilized for detection of overexcitation condition
(1-5th harmonic, 0-3rd harmonic). It is, however, possible to set the
protection in a way that when any phase detects the third or fifth harmonic
not only the phase with the inrush current, but also the remaining phases
of the percent differential protection are blocked. This is achieved by
cross-blocking the differential protection for a certain period to avoid
spurious tripping. The setting corresponds to "3rd/5thHBlkTime". Within
this time, all three phases are blocked as soon as an 3rd or 5th harmonic is
detected in any one phase. After the timer is expired, only the phase with
3rd or 5th harmonic content is blocked.
The detection method used for 3rd or 5th harmonic is similar to those
applied for 2nd harmonic. However, setting “3rd/5thHRestrCoef” is
decisive in this case. It means that 3rd or 5th harmonic is recognized if the
ratio between third or fifth harmonic and the fundamental frequency
component of the differential current exceeds the setting threshold. The
ratio is calculated by the below equation.
I diff 3 / 5
K 3 / 5
I diff
39
Chapter 5 Differential protection (87T)
DiffFcnOn=1
“DiffOn”=1 &
“OEBlkDiff”=1
“OE5thHOn”=0
“OE5thHOn”=1
≥1 3rd5thHBlkDiff
40
Chapter 5 Differential protection(87T)
&
{IMV_A, IMV_B, IMV_C}和 {ILV_A, ILV_B,
ILV_C} All current is unchanged
CT Failure
In {IMV_A, IMV_B, IMV_C}, only one or
two phase reduce. &
≥
& 1
{IHV_A, IHV_B, IHV_C} 和 {ILV_A,
ILV_B, ILV_C} All current is
unchanged
&
{IHV_A, IHV_B, IHV_C} 和 {IMV_A, IMV_B,
IMV_C} All current is unchanged
41
Chapter 5 Differential protection (87T)
I 2 I 3
K har
I I
Where:
Iφ2 is the secondary harmonic of current on each side;
Iφ3 is the third harmonic of current on each side;
Khar is the setting of comprehensive harmonic ratio, and the fixed setting
of software.
If the second and 3rd harmonic contents of any phase current are more
than Khar, then CT satisfies the above formulas and it is saturated. Before
the CT saturation status, there usually is a short time period in which CT
still works in its linear characteristic. By very fast CT saturation detection of
IED, it needs only 4ms before any CT saturation happening to detect the
fault which is internal or external fault. In order to distinguish saturation
caused by internal faults and external faults effectively, percent differential
protection based on sample values is used. If CT saturation is induced by
external fault, differential protection will be blocked. However if CT
saturation is induced by internal fault, differential protection will send its trip
signal.
The typical saturation figure of phase A CT saturation is shown in below
figure.
42
Chapter 5 Differential protection(87T)
DiffFcnOn =1
“DiffOn”=1
Idiff_A>ID.alarm
Idiff_C>ID.alarm
N
1
Ires = Ii Ifd
{ 2 i 1
I Differential
Operating area
range
Differential
current
slope2=0.8
slope1=0
Variables Restraint
differential starting area
value
IRestraint
43
Chapter 5 Differential protection (87T)
44
Chapter 5 Differential protection(87T)
Default
Range
No. Setting name value Unit Remark
(In:5A/1A)
(In:5A/1A)
only the local phase is
blocked.
Within the delay fifth
harmonic block all
11. 3rd/5thHBlkTime 0.00~20 20 s three phases. After the
delay, then only the
local phase is blocked.
Table 12 Differential protection logic switch
Default
No. Logic switch name Set mode Remark
value
DiffOn Enable ratio differential
1. 0/1 0
protection 1-enable, 0-disable
Enable differential
2. InstantaneousDiffOn 0/1 0 instantaneous protection
1-enable, 0-disable
3. CTFailDetectOn 0/1 0 CT failure test is on 1-On, 0-Off
45
Chapter 5 Differential protection (87T)
46
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
47
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
1 Overview
The restricted earth fault protection detects earth faults in power
trans-formers with earthed starpoint or in non-earthed power transformers
with a starpoint former (earthing transformer/reactor) installed inside the
protected zone. A precondition for using this function is that a CT should be
installed in the starpoint connection, i.e. between the starpoint and earth.
The starpoint CT and the phase CTs define the limits of the protected zone
by restricted earth fault protection.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
Figure 30 The input and output signals of restricted earth fault protection function
diagram
Table 15 Parameter description
Input:
BIBlk BIBlk
REF Output:
Input:
"HVSideREFConn": Ena_HVREF,the corresponding
hard connector is Ena_HVREF_5
ENA_Function "MVSideREFConn":Ena_MVREF,Hard connector is
Ena_*REF
Ena_MVREF_5
"LVSideREFConn": Ena_LVREF,the corresponding
hard connector is Ena_LVREF_5
3 Detailed description
The IED provides restricted differential protection function which can be
used independently at various locations. For example, it is possible to use
48
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
them for both windings of YNyn transformer which is earthed at both
starpoints. Further, one of them can be implemented to protect an earthed
transformer winding and the other for an earthing transformer/reactor. In
case of auto-transformers, one of them is sufficient to protect the
auto-windings. Examples for some of applications are illustrated in the
below figure.
HV LV
I A.2
A a
IB.2
B b
IC .2
C c
HV LV
Ia .2
A a
Ib .2
B b
Ic.2
C c
3I01
3I02
Ia .2 Ib .2 Ic.2
CSC-326
49
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
HV LV
I A.2
Ia .2
A a
IB.2
Ib .2
B b
IC .2 Ic.2
C c
3I01 3I01
CSC-326
3I02
Ia .2 Ib .2 Ic.2
I A.2
A Ia.3
a
IB.2
Ib .3
B
b
IC .2
C Ic .3
c
3I01
50
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
protected zone, through the phase CTs. The direction of the current flowing
into the protection zone is the positive one, the neutral point current is in
phase opposition with 3I02 and 3I03.
With the described situations, it may seem to be simple to discriminate an
internal fault from an external one. With the described situations, it may
seem to be simple to discriminate an internal fault from an external one.
However, there are some difficulties to do so. For instance, when a strong
fault without earth connection occurs outside the protected zone, a
residual current may appear in the residual current path of the phase CTs.
The residual current is caused by different degrees of saturation in phase
CTs and could simulate a fault in the protected zone. Thus, additional
measures should be taken to prevent this current to cause false tripping.
To achieve this objective, the restricted earth fault protection provides a
restraint quantity.
3.1.1 Differential and restraint current calculation
The differential current Idiff0 and restricted current Irest0 are calculated as
the following equation:
I diff 0 I 0 D
if I res0 I 0 D / S 0 D
)
I diff 0 S 0 D I res0
if I res0 I 0 D / S 0 D
Trip Area
Slope _ REF
Restraint
Earth Fault Restraint Area
Startup
Current
I Res0
51
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
“REFTrip”=1
T1:“REFTripTime” T2:“REFAlarmTime”
52
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
follows.
3.1.2 Automatic Ratio compensation
Restricted earth fault protection represents some problems in the
application of current transformers regarding to matching between phase
and starpoint CTs. The problem is originated from different ratio of phase
and starpoint CTs. The difference may result in a differential current in
normal operation condition. To remove this problem, the input currents of
the relay from starpoint CTs should be converted according to primary
rated currents of phase and starpoint CTs. In the IED, this objective is
achieved by taking a common reference value and converting all
secondary currents of starpoint CTs into the same reference. The
conversion is per-formed by calculation of ratio compensation factor for
starpoint CTs. The compensation factors are then multiplied by the
secondary current of starpoint CTs to make them comparable with those
current measured at phase CTs. The conversion procedure is performed
inside the device. For ordinary transformers, the corresponding number of
zero differential protection modules are configured according to the
measurement numbers of restricted earth fault protection needed to be
configured. The I3/I4 current input is 0. The ratio compensation factors of
secondary currents of starpoint CTs of ordinary transformers are
calculated as follow:
nStarpo int W 1
K Starpo int W 1 (3)
nPhaseW 1
nStarpo int
K Starpo int (5)
nPhaseW 1
starpoint CT.
53
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
3.1.3 Positive sequence current blocking
CT2 HV LV
I A.2
A a
IB.2
B b
IC .2
C c
54
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
3.2 Setting list
Table 16 Restricted earth fault protection of high voltage side setting
Default
Range
Number Setting name value Unit Remark
(In:5A/1A)
(In:5A/1A)
1. HVSideREFStartupCurr 0.05In~2In 2 A
2. HVSideREFAlarmCurr 0.05In~2In 2 A
3. HVsideREFRestrCoef 0.2~0.95 0.5
2. MVSideREFAlarmCurr 0.05In~2In 2 A
3. MVSideREFRestrCoef 0.2~0.95 0.5
55
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
Table 20 Restricted earth fault protection of medium voltage side logic switch
Set Default
Number Logic switch name Remark
mode value
Enable restricted earth fault
MVSideREFProtTrip protection of medium voltage side
1. 0/1 0
trip
1-On, 0-Off
Enable restricted earth fault
MVSideREFAlarm protection alarm of medium
2. 0/1 0
voltage side
1-On, 0-Off
CT failure blocking restricted earth
CTFailBlkMVSideRE fault protection of medium voltage
3. 0/1 0
F side
1-On, 0-Off
Table 21 Restricted earth fault protection of low voltage side logic switch
Set Default
Number Logic switch name Remark
mode value
Enable restricted earth fault protection
1. LVSideREFTrip 0/1 0 of low voltage side trip
1-On, 0-Off
Enable restricted earth fault protection
2. LVSideREFAlarm 0/1 0 alarm of low voltage side
1-On, 0-Off
CT failure blocking restricted earth fault
3. CTFailBlkLVSideREF 0/1 0 protection of low voltage side
1-On, 0-Off
56
Chapter 6 Chapter 1Restricted earth fault protection
(87REF)
Content Range and value Error
≤ 30ms when the setting is in 200%
Trip time
times
Reset time About 40ms
57
Chapter 7 Chapter 1Impedance protection (21)
59
Chapter 7 Chapter 1Impedance protection (21)
1 Overview
The sub-transmission lines are extended, including lots of branches and
different distance lines, so the situations are complicated. This kind of
system has higher requirement for fault isolating, in order to sustain the
stability and safety of power system.
The configuration of impedance protection can meet basic requirements of
transformer and transmission line. This protection function has the
following characteristics:
1) If the voltage connector of local side is disabled, the impedance
protection function of local side will be disabled.
2) It provides phase-to-phase and phase-to-earth impedance protection
of 1 stage 3 times, the fourth stage provides only 1 time.
3) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 38 The input and output signals of impedance protection function diagram
Table 24 Parameter description
Input:
BIBlk BIBlk
Output:
DISPP
Dis_PP_Trip1 Phase-to-phase impedance time 1 trip
Output:
60
Chapter 7 Chapter 1Impedance protection (21)
Input:
"HVSideImpedConn":Ena_HVDis,the
ENA_Function corresponding hard connector is Ena_HVDis_5
Ena_*Dis
"MVSideImpedConn":Ena_MVDis,the
corresponding hard connector is Ena_HVDis_5
Input:
"HVSideVoltConn":Ena_HVoltage,the
ENA_*Voltage corresponding hard connector is Ena_HVoltage_5
Ena_*Voltage
"MVSideVoltConn":Ena_MVoltage,the
corresponding hard connector is Ena_MVoltage_5
3 Detailed description
3.1 Protection principle
Protection startup component: there are abrupt current startup component
and negative current startup component, where the abrupt current startup
component is equal to the main protection, and the negative current
startup component is as follows:
I 2 I Qd 2
I Qd 2=0.2 I e
where: U is phase-to-earth voltage, I is phase current, 3 I 0 is
calculated zero sequence current, K is zero sequence compensation
61
Chapter 7 Chapter 1Impedance protection (21)
φ φ
R R
Z2
Z2P
a) b)
Figure 39 The trip characteristics of impedance components
The operation characteristics of impedance protection is shown as figure
above (φ is the sensitivity angle), in which figure a) is the circular
characteristics corresponding to the impedance setting fixed according to
the actual operation; b) is the impedance circular characteristics. where:
Z1 is the value of phase-to-earth impedance pointing to main transformer,
Z2 is the value of phase-to-earth pointing to busbar, and the both can be
fixed; Z2P is the value after the compensation of phase-to-earth
impedance Z2 pointing to busbar, automatically calculated by the software.
As for phase-to-earth impedance pointing the main transformer, without
considering its protection range extending to the opposite busbar, its
corresponding phase-to-earth impedance do not consider the zero
U
compensation, and the impedance calculated by the equation Z jd
I
is matched with the actual setting protection value; as for the
phase-to-earth impedance, Z2 is matched with the impedance value
U
calculated by the equation Z jd ; a conversion relation
I K 3 I 0
between the equation and the equation used in the actual calculation:
U U I I
Z jd
Z jd
Z jd M ,
I K 3I 0 I I K 3I 0 I K 3I 0
62
Chapter 7 Chapter 1Impedance protection (21)
63
Chapter 7 Chapter 1Impedance protection (21)
“PPZ1On/PEZ1On”=1
I2>0.2Ie ≥1 &
T1 Phase-to-phase/
phase-to-earth
△iφ>0.2IN zone 1 trip
Zφ is within the
area
VT Failure
ImpedProtFcnOn
T:“PPZ1Time/PEZ1Time”
2. HVSidePEZSensitiveAngle 78~90 80 .
3. HVSidePPZ1PointToTransf 0.1~125 10 Ω
4. HVSidePPZ2PointToTransf 0.1~125 10 Ω
5. HVSidePPZ3PointToTransf 0.1~125 10 Ω
6. HVSidePPZ4PointToTransf 0.1~125 10 Ω
7. HVSidePPZ1PointToSystem 0.1~125 10 Ω
8. HVSidePPZ2PointToSystem 0.1~125 10 Ω
9. HVSidePPZ3PointToSystem 0.1~125 10 Ω
10. HVSidePPZ4PointToSystem 0.1~125 10 Ω
64
Chapter 7 Chapter 1Impedance protection (21)
Default
Number Setting name Range Unit Remark
value
23. HVSidePEZ2PointToTransf 0.1~125 10 Ω
2. HVSidePPZ1Time2On 0/1 0
3. HVSidePPZ1Time3On 0/1 0
4. HVSidePPZ1BlkByPowerSwing 0/1 0
5. HVSidePPZ2Time1On 0/1 0
6. HVSidePPZ2Time2On 0/1 0
7. HVSidePPZ2Time3On 0/1 0
8. HVSidePPZ2BlkByPowerSwing 0/1 0
9. HVSidePPZ3Time1On 0/1 0
65
Chapter 7 Chapter 1Impedance protection (21)
Default
Number Logic switch name Set mode Remark
value
10. HVSidePPZ3Time2On 0/1 0
2. MVSidePEZSensitiveAngle 78~90 80 .
3. MVSidePPZ1PointToTransf 0.1~125 10 Ω
4. MVSidePPZ2PointToTransf 0.1~125 10 Ω
5. MVSidePPZ3PointToTransf 0.1~125 10 Ω
6. MVSidePPZ4PointToTransf 0.1~125 10 Ω
7. MVSidePPZ1PointToSystem 0.1~125 10 Ω
8. MVSidePPZ2PointToSystem 0.1~125 10 Ω
9. MVSidePPZ3PointToSystem 0.1~125 10 Ω
66
Chapter 7 Chapter 1Impedance protection (21)
Default
Number Setting name Range Unit Remark
value
11. MVSidePPZ1Time1 0.1~20.0 20 s
67
Chapter 7 Chapter 1Impedance protection (21)
2. MVSidePPZ1Time2On 0/1 0
3. MVSidePPZ1Time3On 0/1 0
4. MVSidePPZ1BlkByPowerSwing 0/1 0
5. MVSidePPZ2Time1On 0/1 0
6. MVSidePPZ2Time2On 0/1 0
7. MVSidePPZ2Time3On 0/1 0
8. MVSidePPZ2BlkByPowerSwing 0/1 0
9. MVSidePPZ3Time1On 0/1 0
68
Chapter 7 Chapter 1Impedance protection (21)
69
Chapter 7 Chapter 1Impedance protection (21)
70
Chapter8 Chapter 1Interturn protection (16)
71
Chapter8 Chapter 1Interturn protection (16)
1 Overview
Interturn short circuit is a common internal fault form of the reactor. The
device adopts the principle of fault-tolerant recovery to adapt interturn
protection principle.
When the voltage connector is disabled, the interturn protection of reactor
will be disabled.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
InterTurn Protection
1 1
BIBlk Operation
2
Ena_HVoltage
3
Ena_ITURN
Figure 41 The input and output signals of interturn protection function diagram
Table 31 Parameter description
Function Identifier Description
Input:
BIBlk BIBlk
ITURN
Output:
Input:
ENA_HVoltage "HVSideVoltConn",the corresponding
Ena_HVoltage
hard connector is Ena_HVoltage_5
Input:
ENA_HVoltage "InterturnConn",the corresponding
Ena_ITURN
hard connector is Ena_ITURN_5
3 Detailed description
Interturn short circuit is a common internal fault form of the reactor. The
device adopts the principle of fault-tolerant recovery to adapt interturn
protection principle.
72
Chapter8 Chapter 1Interturn protection (16)
PT
System
*
Reactor CT
Figure 42 Zero sequence voltage and zero sequence current positive direction
definition
The action equation of the zero sequence power directional component is:
(3U 0 K Z 3I02 )
0 Arg 180
3I
02
73
Chapter8 Chapter 1Interturn protection (16)
“InterturnProtFcnOn”=1
(3U 0 K Z 3I0 )
0 Arg
180 ≥1
3I0
Z 0 . 66 Z 2 n
VT failure
≥1
CT failure
74
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
75
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
1 Overview
When the power system fault occurs, the current of the system increases,
and the overcurrent protection can avoid the damage of the fault current to
the equipment. The device provides three-stage of overcurrent protection
of high, middle and low voltage side, each stage provides options of
overcurrent definite time protection or inverse time protection. Each stage
of overcurrent protection has the same logic criterion, and each stage can
be enabled or disabled independently.
Each stage of the overcurrent protection can be selectively input harmonic
blocking component and directional component, and based on the phase
measurement of the current action. In addition, each stage of the
overcurrent definite-time protection can be selectively input the complex
pressure blocking component.
Main characteristics of overcurrent protection:
1) The device provides 3 stages of overcurrent protection on each high,
medium and low voltage side, each stage adopts definite time or 12
IEC and ANSI standard curve of inverse time characteristic, and it
adopts user defined characteristic curve as well;
2) The flow direction sensitive angle can be adjusted to meet different
application occasions;
3) Each stage of the overcurrent protection can be respectively set
whether it inputs direction component, whether the action area is
"forward" or "reverse" action is set by the logic switch;
4) Each stage of the overcurrent protection can be respectively set
whether it’s through harmonic locking;
5) Harmonic blocking can lock across;
6) Each stage of the overcurrent protection can be respectively set as
blocked by composited voltage, and the composited voltage can be
selected from each voltage side;
7) The enabled protection with directional component needs to detect
whether the VT failure of secondary circuit. If VT failure occurs, the
protections with directional component or composited voltage
component can be set as disabling protection or unblocking
protection.
8) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
76
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Figure 44 The input and output signals of overcurrent protection function diagram
Table 36 Parameter description
Input:
BIBlk BI blocking
Output:
Input:
HVSideOCConn:Ena_HVOC,Hard connector is
Ena_HVOC_5
MVSideOCConn:Ena_MVOC,Hard connector
is Ena_MVOC_5
ENA_Function "LVSide1OCConn": Ena_LV1OC,the hard
Ena_*OC
connector is Ena_LV1OC_5
"LVSide2OCConn": Ena_LV2OC,the hard
connector is Ena_LV2OC_5
"LVSide3OCConn": Ena_LV3OC,the hard
connector is Ena_LV3OC_5
Input:
ENA_HVoltage "HVSideVoltConn",the hard connector is
Ena_HVoltage
Ena_HVoltage_5
Input:
ENA_MVoltage "MVSideVoltConn",the hard connector is
Ena_MVoltage
Ena_MVoltage_5
Input:
ENA_L1Voltage "LVSide1VoltConn",the hard connector is
Ena_L1Voltage
Ena_L1Voltage_5
Input:
ENA_L2Voltage "LVSide2VoltConn",the hard connector is
Ena_L2Voltage
Ena_L2Voltage_5
3 Detailed description
IED is equipped with 3 stages overcurrent protection; please refer to the
77
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
78
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Time<“HarmCrossBlkTime”
“OC1BlkBy2ndH”=1
“OC1BlkBy2ndH”=1
“OC1BlkBy2ndH”=1
79
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
If there are VT failures in all the voltage sides, the protection trip can be
selected by “H/M/LSideOC VTFailProtOff”. If “H/M/LSideOC
VTFailProtOff”=0, the composited voltage components is diabled, and it
turns into overcurrent protection. If “H/M/LSideOC VTFailProtOff”=1,
composited voltage component does not meet the condition, then block
overcurrent protection.
If there is no voltage is selected for composited voltage detection, then the
composited voltage components will be disabled, (directional) composited
voltage overcurrent protection turns into (directional) overcurrent
protection.
The effect of voltage connector on composited voltage component:
If the voltage connector of composited voltage selection side is disabled,
the composited voltage detection of this side is disabled (the composited
voltage of other voltage sides can be selected for composited voltage
detection).
Composited voltage detection logic diagrams are as follow:
“HVSideCVCBlkUseHVS”=1
“HVSideVoltConn”=1
&
min(UHab,UHbc,UHca)<“PPVoltBlkSet”
≥1 Composited voltage component of
high voltage side meets condition
“HVSideCVCBlkUseMVS”=1
“MVSideVoltConn”=1
&
min(UMab,UMbc,UMca)<“PPVoltBlkSet”
≥1 Composited voltage component of
medium voltage side meets condition
“HVSideCVCBlkUseLVS1”=1
“LVSide1VoltConn”=1
&
min(UL1ab,UL1bc,UL1ca)<“PPVoltBlkSet”
≥1 Composited voltage component of
low voltage side 1 meets condition
80
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
“HVSideCVCBlkUseLVS2”=1
“LVSide2VoltConn”=1
&
min(UL2ab,UL2bc,UL2ca)<“PPVoltBlkSet”
≥1 Composited voltage component of
low voltage side 2 meets condition
All VT failure of
composited voltage side &
“H/M/LVS OC VTFailProtOff”=0
“OCStage1BlkByVolt”=0
81
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Bisector Bisector
RVD
Φ Φ
0° 0°
U BC_Ref U BC_Ref
5°
-IA -IA 5°
“H/M/LVSideOC VTFailProtOff”=0
≥1
Local side voltage connector=0 Directional component of
phase A meets the condition
“DirOCStage1”=0
82
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
83
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
84
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Ia>“OCStage1CurrSet”
“VTFailProtOff”=0
Overcurrent Stage1
&
Phase A Startup T1 &
&
Binary Blocking Overcurrent Stage1 Protection Trip
Overcurrent Stage 1
3 Phase Inrush Blocking
“OCStage1On”=1
T1:“OCSatge1Time”
85
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
C1IndexP
0: definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
HVSideOCStage2 6:ANSI INV.
8. 0~13 0 7:ANSI SHORT INV.
Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
HVSideOCStage2 0.05In~40I
9. 40 A
CurrSet n
HVSideOCSatge2 0.00~100.0
10. 100 s
Time1 0
HVSideInvTimeO 0.025~ 0.0
11. 1.5 25
CStage2ConstT
HVSideInvTimeO
12. 0.01~10.00 10
CStage2CoefA
HVSideInvTimeO 0.000~100.
13. 100
CStage2TimeB 00
HVSideInvTimeO
14. 0.01~10.00 10
C2IndexP
0:definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IECLONG TIME INV.
HVSideOCStage3 6:ANSI INV.
15. 0~13 0 7:ANSI SHORT INV.
Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
HVSideOCStage3 0.05In~40I
16. 40 A
CurrSet n
HVSideOCStage3 0.00~100.0
17. 100 s
Time1 0
HVSideInvTimeO
18. 0.025~1.5 0.025
CStage3ConstT
HVSideInvTimeO 0.001~100
19. 10 s
CStage3CoefA 0
HVSideInvTimeO 0.000~100.
20. 100 s
CStage3TimeB 00
HVSideInvTimeO
21. 0.01~10.00 10
C3IndexP
86
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
HVSideDirOCSen
22. 0.00~90.00 30 degree
sitiveAngle
HVSidePPVoltBlk
23. 1.00~120.0 30 V
OCSet
HVSideOCU2Blk
24. 0.05~100.0 3 V U2
OCSet
Overcurrent
harmonic crossing 0.000~100.
25. 100 s
blocking time of 00
high voltage side
HVSideOCRstTim
26. 0.01~100 0.04 s
e
HVInvTimeOCMin 0.10~100 0.1 s
27.
TripTime
HVSideOCSatge1 0.10~100 100 s
28.
Time2
HVSideOCSatge1 0.10~100 100 s
29.
Time3
HVSideOCSatge2 0.10~100 100 s
30.
Time2
HVSideOCSatge2 0.10~100 100 s
31.
Time3
HVSideOCSatge3 0.10~100 100 s
32.
Time2
HVSideOCSatge3 0.10~100 100 s
33.
Time3
Table 40 Overcurrent protection logic switch of high voltage side
Set Default
Number Logic switch name Remark
mode value
1-Enable overcurrent stage 1
time 1 of high voltage side;
1. HVSideOCSatge1Time1On 1/0 0
0-Disable overcurrent stage 1
time 1 of high voltage side.
1-overcurrent stage 1 voltage
on of high voltage side,
2. HVSideOCStage1BlkByVolt 1/0 0
0-Overcurrent stage 1 voltage
off of high voltage side
1-overcurrent stage 1
3. HVSideDirOCStage1 1/0 0 Direction on, 0-Overcurrent
stage 1 Direction off
1-overcurrent stage 1 forward
direction of high voltage side,
4. HVSideOCStage1Fwd 1/0 0
0-overcurrent stage 1 reverse
direction of high voltage side
1-overcurrent stage 1 of high
voltage side secondary
5. HVSideOCStage1BlkBy2ndH 1/0 0 harmonic on, 0-Overcurrent
stage 1 of high voltage side
secondary harmonic off
1-Enable overcurrent stage 2
time 1 of high voltage side;
6. HVSideOCSatge2Time1On 1/0 0
0-Disable overcurrent time 2
time 1 of high voltage side.
87
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Set Default
Number Logic switch name Remark
mode value
1-overcurrent stage 1 voltage
on of high voltage side,
7. HVSideOCStage2BlkByVolt 1/0 0
0-Overcurrent stage 1 voltage
off of high voltage side
1-overcurrent stage 1
8. HVSideDirOCStage2 1/0 0 Direction on, 0-Overcurrent
stage 1 Direction off
1-overcurrent stage 1 forward
direction of high voltage side,
9. HVSideOCStage2Fwd 1/0 0
0-overcurrent stage 1 reverse
direction of high voltage side
1-overcurrent stage 1 of high
voltage side secondary
10. HVSideOCStage2BlkBy2ndH 1/0 0 harmonic on, 0-Overcurrent
stage 1 of high voltage side
secondary harmonic off
1-Enable overcurrent stage 3
time 1 of high voltage side;
11. HVSideOCSatge3Time1On 1/0 0 0-Disable overcurrent time 3
time 1 of high voltage side.
88
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Set Default
Number Logic switch name Remark
mode value
voltage side
1-composited voltage
blocking overcurrent uses
voltage of low voltage side 1
19. HVSideCVCBlkUseLVS1 1/0 0 0-composited voltage
blocking overcurrent does not
use voltage of low voltage
side 1
1-composited voltage
blocking overcurrent uses
voltage of low voltage side 2
20. HVSideCVCBlkUseLVS2 1/0 0 0-composited voltage
blocking overcurrent does not
use voltage of low voltage
side 2
89
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
5: IEC LONG TIME INV.
6:ANSI INV.
7:ANSI SHORT INV.
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13: User defined
MVSideOCStage 0.05In~40I
2. 40 A
1CurrSet n
MVSideOCSatge 0.00~100.0
3. 100 s
1Time1 0
MVSideInvTimeO 0.025~1.5 0.025
4.
CStage1ConstT
MVSideInvTimeO 0.001~100
5. 10 s
CStage1CoefA 0
MVSideInvTimeO 0.000~100. 100
6. 00
CStage1TimeB
MVSideInvTimeO
7. 0.01~10.00 10
C1IndexP
0: definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
MVSideOCStage 6:ANSI INV.
8. 7:ANSI SHORT INV.
2Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
0~13 0 11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
MVSideOCStage 0.05In~40I
9. 40 A
2CurrSet n
MVSideOCSatge 0.00~100.0
10. 100 s
2Time1 0
MVSideInvTimeO 0.025~1.5 0.025
11.
CStage2ConstT
MVSideInvTimeO
12. 0.01~10.00 10
CStage2CoefA
MVSideInvTimeO 0.000~100.
13. 100
CStage2TimeB 00
MVSideInvTimeO
14. 0.01~10.00 10
C2IndexP
0:definite time
1:IEC INV.
MVSideOCStage 2:IEC VERY INV.
15. 0~13 0
3Curve 3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IECLONG TIME INV.
90
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
6:ANSI INV.
7:ANSI SHORT INV.
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
MVSideOCStage 0.05In~40I
16. 40 A
3CurrSet n
MVSideOCStage 0.00~100.0
17. 100 s
3Time1 0
MVSideInvTimeO
18. 0.025~1.5 0.025
CStage3ConstT
MVSideInvTimeO 0.001~100
19. 10 s
CStage3CoefA 0
MVSideInvTimeO 0.000~100.
20. 100 s
CStage3TimeB 00
MVSideInvTimeO
21. 0.01~10.00 10
C3IndexP
MVSideDirOCSen
22. 0.00~90.00 30 degree
sitiveAngle
MVSidePPVoltBlk
23. 1.00~120.0 30 V
OCSet
MVSideOCU2Blk
24. 0.05~100.0 3 V U2
OCSet
MVSideHarmCros 0.000~100.
25. 100 s
sBlkOCTime 00
MVSideOCRstTi
26. 0.01~100 0.04 s
me
MVInvTimeOCMi 0.10~100 0.1 s
27.
nTripTime
MVSideOCSatge 0.10~100 100 s
28.
1Time2
MVSideOCSatge 0.10~100 100 s
29.
1Time3
MVSideOCSatge 0.10~100 100 s
30.
2Time2
MVSideOCSatge 0.10~100 100 s
31.
2Time3
MVSideOCSatge 0.10~100 100 s
32.
3Time2
MVSideOCSatge 0.10~100 100 s
33.
3Time3
Table 42 Overcurrent protection logic switch of medium voltage side
Set Default
Number Logic switch name Remark
mode value
1. MVSideOCSatge1Time1On 1/0 0
2. MVSideOCStage1BlkByVolt 1/0 0
1-Direction on,
3. MVSideDirOCStage1 1/0 0
0- Direction off
91
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Set Default
Number Logic switch name Remark
mode value
4. MVSideOCStage1Fwd 1/0 0
5. MVSideOCStage1BlkBy2ndH 1/0 0
6. MVSideOCSatge2Time1On 1/0 0
7. MVSideOCStage2BlkByVolt 1/0 0
8. MVSideDirOCStage2 1/0 0
MVSideOCStage2Fwd 1-Direction on,
9. 1/0 0
0- Direction off
10. MVSideOCStage2BlkBy2ndH 1/0 0
11. MVSideOCSatge3Time1On 1/0 0
12. MVSideOCStage3BlkByVolt 1/0 0
13. MVSideDirOCStage3 1/0 0
1-Direction on,
14. MVSideOCStage3Fwd 1/0 0
0- Direction off
15. MVSideOCStage3BlkBy2ndH 1/0 0
16. MVSideOCVTFailProtOff 1/0 0
17. MVSideCVCBlkUseHVS 1/0 0
18. MVSideCVCBlkUseMVS 1/0 0
19. MVSideCVCBlkUseLVS1 1/0 0
20. MVSideCVCBlkUseLVS2 1/0 0
21. MVSideOCSatge1Time2On 1/0 0
22. MVSideOCSatge1Time3On 1/0 0
23. MVSideOCSatge2Time2On 1/0 0
24. MVSideOCSatge2Time3On 1/0 0
25. MVSideOCSatge3Time2On 1/0 0
26. MVSideOCSatge3Time3On 1/0 0
Table 43 Overcurrent setting on low voltage side1
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY INV.
3:IEC EXTERMELY INV.
4: IEC SHORT TIME INV.
5: IEC LONG TIME INV.
LVSide1OCStage 6:ANSI INV.
1. 0~13 0 7:ANSI SHORT INV.
1Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13: User defined
LVSide1OCStage 0.05In~40I
2. 40 A
1CurrSet n
LVSide1OCSatge 0.00~100.0
3. 100 s
1Time1 0
LVSide1InvTimeO 0.025~1.5 0.025
4.
CStage1ConstT
LVSide1InvTimeO 0.001~100
5. 10 s
CStage1CoefA 0
LVSide1InvTimeO 0.000~100. 100
6. 00
CStage1TimeB
92
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
LVSide1InvTimeO
7. 0.01~10.00 10
C1IndexP
0: definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
LVSide1OCStage 6:ANSI INV.
8. 0~13 0 7:ANSI SHORT INV.
2Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide1OCStage 0.05In~40I
9. 40 A
2CurrSet n
LVSide1OCSatge 0.00~100.0
10. 100 s
2Time1 0
LVSide1InvTimeO 0.025~1.5 0.025
11.
CStage2ConstT
LVSide1InvTimeO
12. 0.01~10.00 10
CStage2CoefA
LVSide1InvTimeO 0.000~100.
13. 100
CStage2TimeB 00
LVSide1InvTimeO
14. 0.01~10.00 10
C2IndexP
0:definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IECLONG TIME INV.
LVSide1OCStage 6:ANSI INV.
15. 0~13 0 7:ANSI SHORT INV.
3Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide1OCStage 0.05In~40I
16. 40 A
3CurrSet n
LVSide1OCStage 0.00~100.0
17. 100 s
3Time 0
LVSide1InvTimeO
18. 0.025~1.5 0.025
CStage3ConstT
LVSide1InvTimeO 0.001~100
19. 10 s
CStage3CoefA 0
LVSide1InvTimeO 0.000~100.
20. 100 s
CStage3TimeB 00
21. LVSide1InvTimeO 0.01~10.00 10
93
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
C3IndexP
LVSide1DirOCSe
22. 0.00~90.00 30 degree
nsitiveAngle
LVSide1PPVoltBlk
23. 1.00~120.0 30 V
OCSet
LVSide1OCU2Blk
24. 0.05~100.0 3 V U2
OCSet
LVSide1HarmCro 0.000~100.
25. 100 s
ssBlkOCTime 00
LVSide1OCRstTi
26. 0.01~100 0.04 s
me
LVS1OCInvTime 0.10~100 0.1 s
27.
MinTripTime
LVSide1OCSatge 0.10~100 100 s
28.
1Time2
LVSide1OCSatge 0.10~100 100 s
29.
1Time3
LVSide1OCSatge 0.10~100 100 s
30.
2Time2
LVSide1OCSatge 0.10~100 100 s
31.
2Time3
LVSide1OCSatge 0.10~100 100 s
32.
3Time2
LVSide1OCSatge 0.10~100 100 s
33.
3Time3
Table 44 Overcurrent protection logic switch of low voltage side1
Set Default
Number Logic switch name Remark
mode value
1. LVSide1OCSatge1Time1On 1/0 0
2. LVSide1OCStage1BlkByVolt 1/0 0
1-Direction on,
3. LVSide1DirOCStage1 1/0 0
0- Direction off
4. LVSide1OCStage1Fwd 1/0 0
5. LVSide1OCStage1BlkBy2ndH 1/0 0
6. LVSide1OCSatge2Time1On 1/0 0
7. LVSide1OCStage2BlkByVolt 1/0 0
8. LVSide1DirOCStage2 1/0 0
1-Direction on,
9. LVSide1OCStage2Fwd 1/0 0
0- Direction off
10. LVSide1OCStage2BlkBy2ndH 1/0 0
11. LVSide1OCSatge3Time1On 1/0 0
12. LVSide1OCStage3BlkByVolt 1/0 0
13. LVSide1DirOCStage3 1/0 0
1-Direction on,
14. LVSide1OCStage3Fwd 1/0 0
0- Direction off
15. LVSide1OCStage3BlkBy2ndH 1/0 0
16. LVSide1OCVTFailProtOff 1/0 0
17. LVSide1CVCBlkUseHVS 1/0 0
18. LVSide1CVCBlkUseMVS 1/0 0
19. LVSide1CVCBlkUseLVS1 1/0 0
20. LVSide1CVCBlkUseLVS2 1/0 0
94
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Set Default
Number Logic switch name Remark
mode value
21. LVSide1OCSatge1Time2On 1/0 0
22. LVSide1OCSatge1Time3On 1/0 0
23. LVSide1OCSatge2Time2On 1/0 0
24. LVSide1OCSatge2Time3On 1/0 0
25. LVSide1OCSatge3Time2On 1/0 0
26. LVSide1OCSatge3Time3On 1/0 0
Table 45 Overcurrent setting on low voltage side2
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY INV.
3:IEC EXTERMELY INV.
4: IEC SHORT TIME INV.
5: IEC LONG TIME INV.
LVSide2OCStage 6:ANSI INV.
1. 0~13 0 7:ANSI SHORT INV.
1Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13: User defined
LVSide2OCStage 0.05In~40I
2. 40 A
1CurrSet n
LVSide2OCSatge 0.00~100.0
3. 100 s
1Time1 0
LVSide2InvTimeO 0.025~1.5 0.025
4.
CStage1ConstT
LVSide2InvTimeO 0.001~100
5. 10 s
CStage1CoefA 0
LVSide2InvTimeO 0.000~100. 100
6. 00
CStage1TimeB
LVSide2InvTimeO
7. 0.01~10.00 10
C1IndexP
0: definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
LVSide2OCStage 6:ANSI INV.
8. 0~13 0 7:ANSI SHORT INV.
2Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide2OCStage 0.05In~40I
9. 40 A
2CurrSet n
0.00~100.0
10. LVSide2OCSatge 100 s
0
95
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
2Time1
LVSide2InvTimeO 0.025~1.5 0.025
11.
CStage2ConstT
LVSide2InvTimeO
12. 0.01~10.00 10
CStage2CoefA
LVSide2InvTimeO 0.000~100.
13. 100
CStage2TimeB 00
LVSide2InvTimeO
14. 0.01~10.00 10
C2IndexP
0:definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IECLONG TIME INV.
LVSide2OCStage 6:ANSI INV.
15. 0~13 0 7:ANSI SHORT INV.
3Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide2OCStage 0.05In~40I
16. 40 A
3CurrSet n
LVSide2OCStage 0.00~100.0
17. 100 s
3Time 0
LVSide2InvTimeO
18. 0.025~1.5 0.025
CStage3ConstT
LVSide2InvTimeO 0.001~100
19. 10 s
CStage3CoefA 0
LVSide2InvTimeO 0.000~100.
20. 100 s
CStage3TimeB 00
LVSide2InvTimeO
21. 0.01~10.00 10
C3IndexP
LVSide2DirOCSe
22. 0.00~90.00 30 degree
nsitiveAngle
LVSide2PPVoltBlk
23. 1.00~120.0 30 V
OCSet
LVSide2OCU2Blk
24. 0.05~100.0 3 V U2
OCSet
LVSide2HarmCro 0.000~100.
25. 100 s
ssBlkOCTime 00
LVSide2OCRstTi
26. 0.01~100 0.04 s
me
LVS2OCInvTime 0.10~100 0.1 s
27.
MinTripTime
LVSide2OCSatge 0.10~100 100 s
28.
1Time2
LVSide2OCSatge 0.10~100 100 s
29.
1Time3
30. LVSide2OCSatge 0.10~100 100 s
96
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
2Time2
LVSide2OCSatge 0.10~100 100 s
31.
2Time3
LVSide2OCSatge 0.10~100 100 s
32.
3Time2
LVSide2OCSatge 0.10~100 100 s
33.
3Time3
Table 46 Overcurrent protection logic switch of low voltage side2
Set Default
Number Logic switch name Remark
mode value
1. LVSide2OCSatge1Time1On 1/0 0
2. LVSide2OCStage1BlkByVolt 1/0 0
LVSide2DirOCStage1 1-Direction on,
3. 1/0 0
0- Direction off
4. LVSide2OCStage1Fwd 1/0 0
5. LVSide2OCStage1BlkBy2ndH 1/0 0
6. LVSide2OCSatge2Time1On 1/0 0
7. LVSide2OCStage2BlkByVolt 1/0 0
8. LVSide2DirOCStage2 1/0 0
1-Direction on,
9. LVSide2OCStage2Fwd 1/0 0
0- Direction off
10. LVSide2OCStage2BlkBy2ndH 1/0 0
11. LVSide2OCSatge3Time1On 1/0 0
12. LVSide2OCStage3BlkByVolt 1/0 0
13. LVSide2DirOCStage3 1/0 0
1-Direction on,
14. LVSide2OCStage3Fwd 1/0 0
0- Direction off
15. LVSide2OCStage3BlkBy2ndH 1/0 0
16. LVSide2OCVTFailProtOff 1/0 0
17. LVSide2CVCBlkUseHVS 1/0 0
18. LVSide2CVCBlkUseMVS 1/0 0
19. LVSide2CVCBlkUseLVS1 1/0 0
20. LVSide2CVCBlkUseLVS2 1/0 0
21. LVSide2OCSatge1Time2On 1/0 0
22. LVSide2OCSatge1Time3On 1/0 0
23. LVSide2OCSatge2Time2On 1/0 0
24. LVSide2OCSatge2Time3On 1/0 0
25. LVSide2OCSatge3Time2On 1/0 0
26. LVSide2OCSatge3Time3On 1/0 0
Table 47 Overcurrent setting on low voltage side3
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY INV.
3:IEC EXTERMELY INV.
LVSide3OCStage 4: IEC SHORT TIME INV.
1. 0~13 0
1Curve 5: IEC LONG TIME INV.
6:ANSI INV.
7:ANSI SHORT INV.
8:ANSI LONG INV.
9:ANSI MODERATELY
97
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13: User defined
LVSide3OCStage 0.05In~40I
2. 40 A
1CurrSet n
LVSide3OCSatge 0.00~100.0
3. 100 s
1Time1 0
LVSide3InvTimeO 0.025~1.5 0.025
4.
CStage1ConstT
LVSide3InvTimeO 0.001~100
5. 10 s
CStage1CoefA 0
LVSide3InvTimeO 0.000~100. 100
6. 00
CStage1TimeB
LVSide3InvTimeO
7. 0.01~10.00 10
C1IndexP
0: definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
LVSide3OCStage 6:ANSI INV.
8. 0~13 0 7:ANSI SHORT INV.
2Curve
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide3OCStage 0.05In~40I
9. 40 A
2CurrSet n
LVSide3OCSatge 0.00~100.0
10. 100 s
2Time1 0
LVSide3InvTimeO
11. 0.025~1.5 0.025
CStage2ConstT
LVSide3InvTimeO
12. 0.01~10.00 10
CStage2CoefA
LVSide3InvTimeO 0.000~100.
13. 100
CStage2TimeB 00
LVSide3InvTimeO
14. 0.01~10.00 10
C2IndexP
0:definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
LVSide3OCStage 4:IEC SHORT TIME INV.
15. 0~13 0 5:IECLONG TIME INV.
3Curve
6:ANSI INV.
7:ANSI SHORT INV.
8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
98
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Default
Number Setting name Range Unit Remark
value
10:ANSI VERY INV.
11:ANSI EXTERMELY INV.
12:ANSI DEFINITE INV.
13:User defined
LVSide3OCStage 0.05In~40I
16. 40 A
3CurrSet n
LVSide3OCStage 0.00~100.0
17. 100 s
3Time 0
LVSide3InvTimeO
18. 0.025~1.5 0.025
CStage3ConstT
LVSide3InvTimeO 0.001~100
19. 10 s
CStage3CoefA 0
LVSide3InvTimeO 0.000~100.
20. 100 s
CStage3TimeB 00
LVSide3InvTimeO
21. 0.01~10.00 10
C3IndexP
LVSide3DirOCSe
22. 0.00~90.00 30 degree
nsitiveAngle
LVSide3PPVoltBlk
23. 1.00~120.0 30 V
OCSet
LVSide3OCU2Blk
24. 0.05~100.0 3 V U2
OCSet
LVSide3HarmCro 0.000~100.
25. 100 s
ssBlkOCTime 00
LVSide3OCRstTi
26. 0.01~100 0.04 s
me
LVS3OCInvTime 0.10~100 0.1 s
27.
MinTripTime
LVSide3OCSatge 0.10~100 100 s
28.
1Time2
LVSide3OCSatge 0.10~100 100 s
29.
1Time3
LVSide3OCSatge 0.10~100 100 s
30.
2Time2
LVSide3OCSatge 0.10~100 100 s
31.
2Time3
LVSide3OCSatge 0.10~100 100 s
32.
3Time2
LVSide3OCSatge 0.10~100 100 s
33.
3Time3
Table 48 Overcurrent protection logic switch of low voltage side3
Set Default
Number Logic switch name Remark
mode value
1. LVSide3OCSatge1Time1On 1/0 0
2. LVSide3OCStage1BlkByVolt 1/0 0
1-Direction on,
3. LVSide3DirOCStage1 1/0 0
0- Direction off
4. LVSide3OCStage1Fwd 1/0 0
5. LVSide3OCStage1BlkBy2ndH 1/0 0
6. LVSide3OCSatge2Time1On 1/0 0
7. LVSide3OCStage2BlkByVolt 1/0 0
8. LVSide3DirOCStage2 1/0 0
99
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
Set Default
Number Logic switch name Remark
mode value
1-Direction on,
9. LVSide3OCStage2Fwd 1/0 0
0- Direction off
10. LVSide3OCStage2BlkBy2ndH 1/0 0
11. LVSide3OCSatge3Time1On 1/0 0
12. LVSide3OCStage3BlkByVolt 1/0 0
13. LVSide3DirOCStage3 1/0 0
1-Direction on,
14. LVSide3OCStage3Fwd 1/0 0
0- Direction off
15. LVSide3OCStage3BlkBy2ndH 1/0 0
16. LVSide3OCVTFailProtOff 1/0 0
17. LVSide3CVCBlkUseHVS 1/0 0
18. LVSide3CVCBlkUseMVS 1/0 0
19. LVSide3CVCBlkUseLVS1 1/0 0
20. LVSide3CVCBlkUseLVS2 1/0 0
21. LVSide3OCSatge1Time2On 1/0 0
22. LVSide3OCSatge1Time3On 1/0 0
23. LVSide3OCSatge2Time2On 1/0 0
24. LVSide3OCSatge2Time3On 1/0 0
25. LVSide3OCSatge3Time2On 1/0 0
26. LVSide3OCSatge3Time3On 1/0 0
Table 49 Common setting
Number Setting name Range Default Unit Remark
value
1. HVSideHarmUnblkPhCurr 0.05In~40In 40 A
2. HVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
3. MVSideHarmUnblkPhCurr 0.05In~40In 40 A
4. MVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
5. LVSideHarmUnblkPhCurr 0.05In~40In 40 A
6. LVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
100
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
101
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
102
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
2. MVSideOCInrushBlk
3. LVSide1OCInrushBlk
4. LVSide2OCInrushBlk
5. LVSide3OCInrushBlk
103
Chapter 9 Chapter 1Overcurrent protection (50, 51, 67)
104
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
105
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
1 Overview
When VT failure happens, emergency overcurrent protection enables,and
emergency overcurrent protection is backup overcurrent protection without
direction.
Main characteristics of emergency overcurrent protection:
1) The device provides 2 stages of overcurrent protection on each high,
medium and low voltage side, each stage adopts definite time-lag or
12 IEC and ANSI standard curve of inverse time characteristic, and it
adopts user defined characteristic curve as well.
2) Each stage of the overcurrent protection can be respectively set
whether it’s through harmonic locking;
3) Harmonic blocking can lock across;
4) When VT failure happens, emergency overcurrent protection enables;
5) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 50 The input and output signals of emergency overcurrent protection function
diagram
The left side is the input and the right is the output, parameter description
is shown in the following table.
Table 52 Parameter description
Input:
Output:
EMOC
Start IED startup
Operation Protection trip
106
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Input:
HVSideOCConn:Ena_HVOC,Hard
ENA_Function connector is Ena_HVOC_5
Ena_*OC
MVSideOCConn:Ena_MVOC,Hard
connector is Ena_MVOC_5
3 Detailed description
The unit is equipped with two sections of emergency overcurrent
protection at high and medium voltage sides, each with three time periods,
which are detailed in the setting value list.
107
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
PhAI2/I1Ratio>OC2ndHI2/I1Ratio
≥1
&
PhBI2/I1Ratio>“OC2ndHI2/I1Ratio
3PhInrushBlk
PhCI2/I1Ratio>“OC2ndHI2/I1Ratio
Time<“HarmCrossBlkTime”
3PhInrushBlk &
EmOCS1 3PhInrushBlk
“EmOC1BlkBy2ndH”=1
PhAI2/I1Ratio>OC2ndHI2/I1Ratio &
&
EmOCS1PhAInrushBlk
Time>“HarmCrossBlkTime”
“EmOC1BlkBy2ndH”=1
PhBI2/I1Ratio>“OC2ndHI2/I1Ratio &
&
EmOCS1PhBInrushBlk
Time>“HarmCrossBlkTime”
“EmOC1BlkBy2ndH”=1
PhCI2/I1Ratio>“OC2ndHI2/I1Ratio &
&
EmOCS1PhCInrushBlk
Time>“HarmCrossBlkTime”
“EmOC1BlkBy2ndH”=1
108
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Where:
A:InvTimeEmOCStage1CoefA
P:InvTimeEmOCStage1IndexP
B:InvTimeEmOCStage1TimeB
T:InvTimeEmOCStage1ConstT
Iφ: Phase current value in the system
Iset: "EmOCStg1CurrSet"
If the phase-to-earth current is greater than "EmOCStage1CurrSet", the
timing component starts, inverse time characteristic curve is selected by
"EmOCStage1Curve", A, P, B are determined when the value is from 1 to
12, see the following table; when the value is 13, it is user defined
characteristics, calculate the trip delay according to the setting of the A, P,
B, T. While timing, emergency overcurrent protection trips. When the delay
is less than the "OC1InvTimeMinTime", the component trips according to
the "OV1InvTimeMinTime"
Table 53 Curve definition
109
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
put into operation, when the trip timer is time out, the inrush current is
checked, and if the current is not locked, unblock emergency overcurrent
protection trip.
When the emergency overcurrent component trips, at the same time,
three-phase current value of Ia, Ib and Ic will also be displayed.
3.1.5 Logic diagram
Stage1 of the emergency overcurrent definite time logic diagram. definite
time logic diagram.
Ia>“OCStage1CurrSet”
&
VTFailBlk EmOCS1PhAStartup
OCProtOn
EmOCS1PhAStartup &
T1 &
&
BIBlk EmOCStage1Trip
EmOCS1 3PhInrushBlk
“EmOCStage1On”=1
T1:“EmOCSatge1Time”
110
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Default
No. SetName Scope Unit Comment
Val
HVSideEmOCStage1Ti
6. 0.000~100.00 100
meB
HVSideEmOCStage1In
7. 0.01~10.00 10
dexP
0: Definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
6:ANSI INV.
HVSideEmOCStage2Cu 7:ANSI SHORT INV.
8. 0~13 0
rve 8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY
INV.
12:ANSI DEFINITE INV.
13: User defined
HVSideEmOCStage2Cu
9. 0.05In/40In 40 A
rrSet
HVSideEmOCStage2Ti
10. 0.00~100.00 100 s
meSet
HVSInvTime3U0Stage2
11. 0.025~1.5 0.025
ConstT
HVSideEmOCStage2Co
12. 0.001~1000 10
efA
HVSideEmOCStage2Ti
13. 0.000~100.00 100
meB
HVSideEmOCStage2In
14. 0.01~10.00 10
dexP
HVSideHarmCrossBlkO
15. 0.000~100.00 100 s
CTime
16. HVSideOCRstTime 0.01~100 0.04 s
HVInvTimeOCMinTripTi
17. 0.10~100 0.1 s
me
HVSideEmOCStage1Ti
18. 0.10~100 100 s
me2
HVSideEmOCStage1Ti
19. 0.10~100 100 s
me3
HVSideEmOCStage2Ti
20. 0.10~100 100 s
me2
HVSideEmOCStage2Ti
21. 0.10~100 100 s
me3
Table 55 Emergency Overcurrent protection logic switch of high voltage side
Setting
No. LSName DefaultVal Comment
Mode
HVSideEmOCStage1Time
1. 1/0 0
1On
2. HVSideEmOC1BlkBy2nd 1/0 0
111
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Setting
No. LSName DefaultVal Comment
Mode
HVSideEmOCStage2Time
3. 1/0 0
1On
4. HVSideEmOC4BlkBy2nd 1/0 0
HVSideEmOCStage1Time
5. 1/0 0
2On
HVSideEmOCStage1Time
6. 1/0 0
3On
HVSideEmOCStage2Time
7. 1/0 0
2On
HVSideEmOCStage2Time
8. 1/0 0
3On
112
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Default
No. SetName Scope Unit Comment
Val
10:ANSI VERY INV.
11:ANSI EXTERMELY
INV.
12:ANSI DEFINITE INV.
13: User defined
MVSideEmOCStage2C
9. 0.05In/40In 40 A
urrSet
MVSideEmOCStage2Ti
10. 0.00~100.00 100 s
meSet
MVSInvTime3U0Stage2
11. 0.025~1.5 0.025
ConstT
MVSideEmOCStage2C
12. 0.001~1000 10
oefA
MVSideEmOCStage2Ti
13. 0.000~100.00 100
meB
MVSideEmOCStage2In
14. 0.01~10.00 10
dexP
MVSideHarmCrossBlkO
15. 0.000~100.00 100 s
CTime
16. MVSideOCRstTime 0.01~100 0.04 s
MVInvTimeOCMinTripTi
17. 0.10~100 0.1 s
me
MVSideEmOCStage1Ti
18. 0.10~100 100 s
me2
MVSideEmOCStage1Ti
19. 0.10~100 100 s
me3
MVSideEmOCStage2Ti
20. 0.10~100 100 s
me2
MVSideEmOCStage2Ti
21. 0.10~100 100 s
me3
Table 57 Emergency Overcurrent protection logic switch of medium voltage side
Setting
No. LSName DefaultVal Comment
Mode
MVSideEmOCStage1Time
1. 1/0 0
1On
2. MVSideEmOC1BlkBy2nd 1/0 0
MVSideEmOCStage2Time
3. 1/0 0
1On
4. MVSideEmOC4BlkBy2nd 1/0 0
MVSideEmOCStage1Time
5. 1/0 0
2On
MVSideEmOCStage1Time
6. 1/0 0
3On
MVSideEmOCStage2Time
7. 1/0 0
2On
MVSideEmOCStage2Time
8. 1/0 0
3On
Table 58 CommonSet
113
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
No. SetName Scope DefaultVal Unit Comment
1. HVSideHarmUnblkPhCurr 0.05In~40 In 40 A
3. MVSideHarmUnblkPhCurr 0.05In~40 In 40 A
1. HVSideEmOCS1Time1Trip /
2. HVSideEmOCS1PhATrip /
3. HVSideEmOCS1PhBTrip /
4. HVSideEmOCS1PhCTrip /
5. HVSideEmOCS1Time2Trip /
6. HVSideEmOCS1Time3Trip /
7. HVSideEmOCS2Time1Trip /
8. HVSideEmOCS2PhATrip /
9. HVSideEmOCS2PhBTrip /
10. HVSideEmOCS2PhCTrip /
11. HVSideEmOCS2Time2Trip /
12. HVSideEmOCS2Time3Trip /
13. MVSideEmOCS1Time1Trip /
14. MVSideEmOCS1PhATrip /
15. MVSideEmOCS1PhBTrip /
16. MVSideEmOCS1PhCTrip /
17. MVSideEmOCS1Time2Trip /
18. MVSideEmOCS1Time3Trip /
19. MVSideEmOCS2Time1Trip /
20. MVSideEmOCS2PhATrip /
21. MVSideEmOCS2PhBTrip /
22. MVSideEmOCS2PhCTrip /
23. MVSideEmOCS2Time2Trip /
24. MVSideEmOCS2Time3Trip /
Alarm report:
114
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
2. MVSideOCInrushBlk
115
Chapter 10 Chapter 1Emergency overcurrent
protection(50,51)
Content Range and value Error
Cross blocking 0.00s~100.00s, step 0.01s ≤ ±1% setting or +40 ms
Note: In: CT secondary rated current, 1A or 5A.
116
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
117
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
1 Overview
Under the condition of high resistance grounding fault in the neutral point
grounding system, the calculated impedance located out of the impedance
zone and the IED maloperate. Therefore, other protection trips are needed
to isolate the fault, earth fault protection can reliably identify high
resistance grounding fault. For example, in the double circuit lines, the
directional earth fault protection simultaneously distinguishes the size and
direction of fault current and cooperates with other protection devices in
the system.
The characteristics of earth fault protection are listed as follow:
1) There are three stages of definite time on each high, medium and low
voltage side of which the definite stage or inverse time can be
selected.(including all inverse time characteristics that stipulated by
IEC/ANSI standard );
2) Direction characteristics of each stage is independent (selectable);
3) Negative sequence directional component(selectable);
4) The inrush blocking feature of each stage is independent ;
5) Inrush locking is distinguished by secondary harmonic currents;
6) The maximum current of open magnetizing inrush blocking can be
adjusted;
7) VT failure blocks directional earth fault protection.
8) The protective function can be disabled through the function
connector. The connector properties can be configured as soft
connector, hard connector, soft-hard series, soft-hard parallel, and the
default is soft-hard parallel.
Figure 53 The input and output signals diagram of earth fault protection function
Table 61 Parameter description
Function Identifier Description
Input:
EF
BIBlk BI blocking
118
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Function Identifier Description
Output:
Input:
HVSide3I0Conn:Ena_HVEF,Hard connector is
Ena_HVEF_5
MVSide3I0Conn:Ena_HVEF,Hard connector is
Ena_MVEF_5
ENA_Function "LVSide1 3I0Conn": Ena_LV1EF,the corresponding hard
Ena_*EF
connector is Ena_LV1EF_5
"LVSide2 3I0Conn": Ena_LV2EF,the corresponding hard
connector is Ena_LV2EF_5
"LVSide3 3I0Conn": Ena_LV3EF,the corresponding hard
connector is Ena_LV3EF_5
Input:
"HVSideVoltConn": Ena_HVoltage,the corresponding hard
connector is Ena_HVoltage_5
"MVSideVoltConn": Ena_MVoltage,the corresponding
hard connector is Ena_MVoltage_5
ENA_*Voltage Ena_*Voltage
"LVSide1VoltConn",the corresponding hard connector is
Ena_L1Voltage_5
"LVSide2VoltConn": Ena_L2Voltage, the corresponding
hard connector is Ena_L2Voltage_5
3 Detailed description
IED is equipped with 3 stages earth fault protection on each high, medium
and low voltage side, please refer to the setting list for details. The
overcurrent protection stage 1 will be taken as an example below and the
principle will be introduced.
119
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
fundamental wave of phase current is larger than "OCHarmUnblkCurr",
release each blocking.
When any of the above two harmonic check method is satisfied, the
secondary harmonic current is high.
3I0>“3I0UnblkHarmBlkCurr” &
&
3I02/3I0>“3I02ndHI02/I01”
“Extr3I0Stage1”=0 & ≥1
High 2nd Harmonic Current
“3I0HarmonChkExtrI02/I01”=1
&
Imax>“HarmUnblkPhCurr”
Ia2/Ia1>“OC2ndHI2/I1Ratio”
≥1
Ib2/Ib1>“OC2ndHI2/I1Ratio”
Ic2/Ic1>“OC2ndHI2/I1Ratio”
Figure 54 Logic diagram of the secondary harmonic blocking of earth fault protection
120
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
3I 0 90° 90°
3I 0
Reverse
10°
10°
0° 0°
3 U 0_Ref 3U 0_Ref
Φ0 Φ0
-3 I 0 -3 I 0
3I 2 90° 3I 2 90°
Reverse
10°
10°
0° 0°
3 U 2-Ref 3U 2-Ref
Φ2 Φ2
-3 I 2 -3 I 2
121
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Where:
Ф2: setting "3I0NSDSensitiveAngle".
Negative sequence positive direction overcurrent range: (-80°~ +80°),
negative sequence reverse direction overcurrent range: (+100°~ +260°).
In the process of direction discrimination, the VT disconnection may lead
actions or alarms that are not consistent with the flow direction
discrimination or the voltage discrimination along overcurrent protection
stages. When VT fails, the action mode is decided according to
"VTFailProtOff"; if “VTFailProtOff” is set to 1, earth fault protection with
voltage or directional component is blocked; if “VTFailProtOff” is set to 0,
voltage blocking component and directional component exit and act in a
pure overcurrent mode.
VT failure blocking
&
“VTFailProtOff”=0
& ≥1
Zero sequence forward zone
Forward direction
&
“ZeroSeqChkU2/I2DirOn”=1
Zero sequence forward zone:Calculate as 90°connection,zero sequence current is within the direction zone.
Negative Sequence Forward Zone:Calculate as 90°connection,negative current is within the direction zone.
Where:
A: "InvTime3I0Stage1CoefA"
P: "InvTime3I0Stage1IndexP"
B: "InvTime3I0Stage1TimeB"
122
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
T: "InvTime3I0Stage1ConstT"
3I 0 : Zero sequence current setting value
3I 0set "3I0Stage1CurrSet"
If the current exceeds "3I0Stage1CurrSet", the timing component starts,
inverse time characteristic curve is selected by "3I0Stage1Curve", A, P, B
are determined when the value is from 1 to 12, see the following Table;
when the value is 13, it is user defined characteristics, calculate the trip
delay according to the setting of the A, P, B, T, while timing is up, earth fault
protection trips. When the calculated delay is less than the minimum trip
delay time "3I0InvTimeMinTripTime", the component trips according to the
"3I0InvTimeMinTripTime".
Table 62 Curve definition
123
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
"3I0Stage1FwdDir", when the directional component is not satisfied, earth
fault protection is blocked.
Component trip triggers action or alarm, meanwhile output analog quantity
of action time, when the component is based on the self-produce zero
sequence current judgment, self-produce zero sequence current is output;
when it is based on the external zero sequence current, external zero
sequence current is output.
3I0>“3I0Stage1CurrSet”
&
T1
Binary input blocking
&
& Zero Sequence Current
Forward Direction Stage 1 Protection Trip
“3I0Stage1FwdDir”=1
“Dir3I0Stage1”=1 ≥1
&
“H/M/LVSideVoltConn”=0
“H/M/LVSideExtr3IO3U0”=0
&
2nd harmonic current is high
“3I0Stage1BlkBy2ndH”=1
“3I0Stage1On”=1
T1:“3I0Satge1Time”
124
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
12: ANSI
DEFINITE INV.
13: User
defined
2. HVSide3I0Stage1CurrSet 0.05~200 40 A
3. HVSide3I0Satge1Time1 0.00~100.00 100 s
4. HVSideInvTime3I0Stage1ConstT 0.025~1.5 0.025
5. HVSideInvTime3I0Stage1CoefA 0.001~1000 10
6. HVSideInvTime3I0Stage1TimeB 0.000~100.00 100
7. HVSideInvTime3I0Stage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
HVSide3I0Stage2Curve SHORT INV.
8. 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. HVSide3I0Stage2CurrSet 0.05~200 40 A
10. HVSide3I0Satge2Time1 0.00~100.00 100 s
11. HVSideInvTime3I0Stage2ConstT 0.025~1.5 0.025
12. HVSideInvTime3I0Stage2CoefA 0.001~1000 10
13. HVSideInvTime3I0 Stage 2TimeB 0.000~100.00 100
14. HVSideInvTime3I0Stage2IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
15. HVSide3I0Stage3Curve 0~13 0 INV.
3: IEC
EXTERMELY
INV.
125
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. HVS3I0Stage3CurrSet 0.05~200 40 A
17. HVSideI3I0Stage3Time1 0.00~100.00 100 s
18. HVSideInvTime3I0Stage3ConstT 0.025~1.5 0.025
19. HVSideInvTime3I0Stage3CoefA 0.001~1000 10
20. HVSideInvTime3I0 Stage 3TimeB 0.000~100.00 100
21. HVSideInvTime3I0Stage3IndexP 0.01~10.00 10
22. HVSideDir3I0SensitiveAngle 0.00~90.00 30
23. HVSide3I0NSDSensitiveAngle 0.00~90.00 30
24. HVSide3I0RstTime 0.10~100 0.1 s
25. HVInvTime3I0MinTripTime 0.00~100 0.04 s
26. HVSide3I0Satge1Time2 0.10~100 100 s
27. HVSide3I0Satge1Time3 0.10~100 100 s
28. HVSide3I0Satge2Time2 0.10~100 100 s
29. HVSide3I0Satge2Time3 0.10~100 100 s
30. HVSide3I0Satge3Time2 0.10~100 100 s
31. HVSide3I0Satge3Time3 0.10~100 100 s
126
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Set Default
Number Logic switch name Remark
mode value
stage 1 of high voltage side
direction on, 0-zero
sequence current stage 1of
high voltage side direction
off
1-Zero sequence current
stage 1 of high voltage side
HVSide3I0Stage1FowardDir forward direction; 0-zero
4. 1/0 0
sequence current stage 1
of high voltage side reverse
direction
1-High zero sequence
current stage 1 secondary
harmonic blocking on, 0-
5. HVSide3I0Stage1BlkBy2ndH 1/0 0
high zero sequence current
stage 1 secondary
harmonic blocking off
1-Enable zero sequence
covercurrent stage 2 time 1
of high voltage side;
6. HVSide3I0Stage2Time1On 1/0 0
0-Disable zero sequence
current time 1 time 1 of high
voltage side.
1-3I0 external connection;
7. HVSide3I0Stage2Extr 1/0 0
0-3I0 calculated
1-zero sequence current
stage 2 of high voltage side
direction on, 0-zero
8. HVSideDir3I0Satge 1/0 0
sequence current stage 1of
high voltage side direction
off
1-Zero sequence current
stage 2 of high voltage side
HVSide3I0Stage2FowardDir forward direction; 0-zero
9. 1/0 0
sequence current stage 1
of high voltage side reverse
direction
1-High zero sequence
current stage 2 secondary
harmonic blocking on, 0-
10. HVSide3I0Stage2BlkBy2ndH 1/0 0
high zero sequence current
stage 2 secondary
harmonic blocking off
1-Enable zero sequence
covercurrent stage 3 time 1
HVSide3I0Stage3Time1On of high voltage side;
11. 1/0 0
0-Disable zero sequence
current time 3 time 1 of high
voltage side.
HVSide3I0Stage3Extr 1-3I0 external connection;
12. 1/0 0
0-3I0 calculated
1-zero sequence current
stage 3 of high voltage side
direction on, 0-zero
13. HVSideDir3I0Satge3 1/0 0
sequence current stage 3
of high voltage side
direction off
127
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Set Default
Number Logic switch name Remark
mode value
1-Zero sequence current
stage 3 of high voltage side
forward direction; 0-zero
14. HVSide3I0Stage3FowardDir 1/0 0
sequence current stage 1
of high voltage side reverse
direction
1-High zero sequence
current stage 3 secondary
harmonic blocking on, 0-
15. HVSide3I0Stage3BlkBy2ndH 1/0 0
high zero sequence current
stage 3 secondary
harmonic blocking off
1-3U0 external connection;
16. HVSideExtr3IO3U0 1/0 1
0-3U0 calculated
1-check negative sequence
HVSideZeroSeqChkU2/I2DirOn direction;
17. 1/0 1
0-don't check negative
sequence direction
1-Zero sequence current
harmonics checking
external connection I02/I01;
18. HVSide3I0HarmonChkExtrI02/I01 1/0 0
0-Zero sequence current
harmonics checking phase
current I2/I1
1-Enable zero sequence
covercurrent stage 1 time 2
of high voltage side;
19. HVSide3I0Satge1Time2On 1/0 0
0-Disable zero sequence
current time 1 time 2 of high
voltage side.
1-Enable zero sequence
covercurrent stage 1 time 3
of high voltage side;
20. HVSide3I0Satge1Time3On 1/0 0
0-Disable zero sequence
current time 1 time 3 of high
voltage side.
1-Enable zero sequence
covercurrent stage 2 time 2
of high voltage side;
21. HVSide3I0Satge2Time2On 1/0 0
0-Disable zero sequence
current time 2 time 2 of high
voltage side.
1-Enable zero sequence
covercurrent stage 2 time 3
of high voltage side;
22. HVSide3I0Satge2Time3On 1/0 0
0-Disable zero sequence
current time 2 time 3 of high
voltage side.
1-Enable zero sequence
covercurrent stage 3 time 2
of high voltage side;
23. HVSide3I0Satge3Time2On 1/0 0
0-Disable zero sequence
current time 3 time 2 of high
voltage side.
24. HVSide3I0Satge3Time3On 1/0 0 1-Enable zero sequence
128
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Set Default
Number Logic switch name Remark
mode value
covercurrent stage 3 time 3
of high voltage side;
0-Disable zero sequence
current time 3 time 3 of high
voltage side.
Table 65 Zero sequence current setting on medium voltage side
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. MVSide3I0Stage1Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. MVSide3I0Stage1CurrSet 0.05~200 40 A
3. MVSide3I0Satge1Time1 0.00~100.00 100 s
4. MVSideInvTime3I0Stage1ConstT 0.025~1.5 0.025
5. MVSideInvTime3I0Stage1CoefA 0.001~1000 10
6. MVSideInvTime3I0Stage1TimeB 0.000~100.00 100
7. MVSideInvTime3I0Stage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
8. MVSide3I0Stage2Curve 0~13 0
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
129
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. MVSide3I0Stage2CurrSet 0.05~200 40 A
10. MVSide3I0Satge2Time1 0.00~100.00 100 s
11. MVSideInvTime3I0Stage2ConstT 0.025~1.5 0.025
12. MVSideInvTime3I0Stage2CoefA 0.001~1000 10
13. MVSideInvTime3I0Stage2TimeB 0.000~100.00 100
14. MVSideInvTime3I0Stage2IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
15. MVSide3I0Stage3Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. MVS3I0Stage3CurrSet 0.05~200 40 A
17. MVSideI3I0Stage3Time1 0.00~100.00 100 s
130
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
18. MVSideInvTime3I0Stage3ConstT 0.025~1.5 0.025
19. MVSideInvTime3I0Stage3CoefA 0.001~1000 10
20. MVSideInvTime3I0Stage3TimeB 0.000~100.00 100
21. MVSideInvTime3I0Stage3IndexP 0.01~10.00 10
22. MVSideDir3I0SensitiveAngle 0.00~90.00 30
23. MVSide3I0NSDSensitiveAngle 0.00~90.00 30
24. MVSide3I0RstTime 0.10~100 0.1 s
25. MVInvTime3I0MinTripTime 0.00~100 0.04 s
26. MVSide3I0Satge1Time2 0.10~100 100 s
27. MVSide3I0Satge1Time3 0.10~100 100 s
28. MVSide3I0Satge2Time2 0.10~100 100 s
29. MVSide3I0Satge2Time3 0.10~100 100 s
30. MVSide3I0Satge3Time2 0.10~100 100 s
31. MVSide3I0Satge3Time3 0.10~100 100 s
131
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Setting Default
Number Logic switch name Remark
Mode value
19. MVSide3I0Satge1Time2On 1/0 0
20. MVSide3I0Satge1Time3On 1/0 0
21. MVSide3I0Satge2Time2On 1/0 0
22. MVSide3I0Satge2Time3On 1/0 0
23. MVSide3I0Satge3Time2On 1/0 0
24. MVSide3I0Satge3Time3On 1/0 0
Table 67 Zero sequence current setting on low voltage side1
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. LVSide1 3I0Stage1Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide1 3I0Stage1CurrSet 0.05~200 40 A
3. LVSide1 3I0Satge1Time1 0.00~100.00 100 s
4. LVSide1InvTime3I0Stage1ConstT 0.025~1.5 0.025
5. LVSide1InvTime3I0Stage1CoefA 0.001~1000 10
6. LVSide1InvTime3I0Stage1TimeB 0.000~100.00 100
7. LVSide1InvTime3I0Stage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
8. LVSide1 3I0Stage2Curve 0~13 0
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
132
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. LVSide1 3I0Stage2CurrSet 0.05~200 40 A
10. LVSide1 3I0Satge2Time1 0.00~100.00 100 s
11. LVSide1InvTime3I0Stage2ConstT 0.025~1.5 0.025
12. LVSide1InvTime3I0Stage2CoefA 0.001~1000 10
13. LVSide1InvTime3I0Stage 2TimeB 0.000~100.00 100
14. LVSide1InvTime3I0Stage2IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
15. LVSide1 3I0Stage3Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. LVS1 3I0Stage3CurrSet 0.05~200 40 A
133
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
17. LVSide1 3I0Stage3Time1 0.00~100.00 100 s
18. LVSide1InvTime3I0Stage3ConstT 0.025~1.5 0.025
19. LVSide1InvTime3I0Stage3CoefA 0.001~1000 10
20. LVSide1InvTime3I0Stage 3TimeB 0.000~100.00 100
21. LVSide1InvTime3I0Stage3IndexP 0.01~10.00 10
22. LVSide1Dir3I0SensitiveAngle 0.00~90.00 30
23. LVSide1 3I0NSDSensitiveAngle 0.00~90.00 30
24. LVSide1 3I0RstTime 0.10~100 0.1 s
25. LVS1InvTime3I0MinTripTime 0.00~100 0.04 s
26. LVSide1 3I0Satge1Time2 0.10~100 100 s
27. LVSide1 3I0Satge1Time3 0.10~100 100 s
28. LVSide1 3I0Satge2Time2 0.10~100 100 s
29. LVSide1 3I0Satge2Time3 0.10~100 100 s
30. LVSide1 3I0Satge3Time2 0.10~100 100 s
31. LVSide1 3I0Satge3Time3 0.10~100 100 s
Table 68 Earth fault protection of low voltage side1 logic switch
Setting Default
Number Logic switch name Remark
Mode value
1. LVSide1 3I0Stage1Time1On 1/0 0
1-3I0 external
2. LVSide1 3I0Stage1Extr 1/0 0 connection; 0-3I0
calculated
3. LVSide1Dir3I0Stage1 1/0 0
1- forward direction;
4. LVSide1 3I0Stage1FowardDir 1/0 0
0- reverse direction
5. LVSide1 3I0Stage1BlkBy2ndH 1/0 0
6. LVSide1 3I0Stage2Time1On 1/0 0
1-3I0 external
7. LVSide1 3I0Stage2Extr 1/0 0 connection; 0-3I0
calculated
8. LVSide1Dir3I0Satge 1/0 0
LVSide1 3I0Stage2FowardDir 1- forward direction;
9. 1/0 0
0- reverse direction
10. LVSide1 3I0Stage2BlkBy2ndH 1/0 0
11. LVSide1 3I0Stage3Time1On 1/0 0
1-3I0 external
12. LVSide1 3I0Stage3Extr 1/0 0 connection; 0-3I0
calculated
13. LVSide1Dir3I0Satge3 1/0 0
14. LVSide1 3I0Stage3FowardDir 1/0 0
15. LVSide1 3I0Stage3BlkBy2ndH 1/0 0
1-3U0 external
16. LVSide1Extr3IO3U0 1/0 1 connection; 0-3U0
calculated
17. LVSide1ZeroSeqChkU2/I2DirOn 1/0 1
LVSide1 1-Zero sequence current
18. 1/0 0 harmonics checking
3I0HarmonChkExtrI02/I01
external connection
134
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Setting Default
Number Logic switch name Remark
Mode value
I02/I01; 0-Zero sequence
current harmonics
checking phase current
I2/I1
19. LVSide1 3I0Satge1Time2On 1/0 0
20. LVSide1 3I0Satge1Time3On 1/0 0
21. LVSide1 3I0Satge2Time2On 1/0 0
22. LVSide1 3I0Satge2Time3On 1/0 0
23. LVSide1 3I0Satge3Time2On 1/0 0
24. LVSide1 3I0Satge3Time3On 1/0 0
Table 69 Zero sequence current setting on low voltage side2
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
LVSide2 3I0Stage1Curve SHORT INV.
1. 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide2 3I0Stage1CurrSet 0.05~200 40 A
3. LVSide2 3I0Satge1Time1 0.00~100.00 100 s
4. LVSide2InvTime3I0Stage1ConstT 0.025~1.5 0.025
5. LVSide2InvTime3I0Stage1CoefA 0.001~1000 10
6. LVSide2InvTime3I0Stage1TimeB 0.000~100.00 100
7. LVSide2InvTime3I0Stage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
8. LVSide2 3I0Stage2Curve 0~13 0 2: IEC VERY
INV.
3: IEC
135
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. LVSide2 3I0Stage2CurrSet 0.05~200 40 A
10. LVSide2 3I0Satge2Time1 0.00~100.00 100 s
11. LVSide2InvTime3I0Stage2ConstT 0.025~1.5 0.025
12. LVSide2InvTime3I0Stage2CoefA 0.001~1000 10
13. LVSide2InvTime3I0Stage 2TimeB 0.000~100.00 100
14. LVSide2InvTime3I0Stage2IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
15. LVSide2 3I0Stage3Curve 0~13 0
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
136
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
13: User
defined
137
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Setting Default
Number Logic switch name Remark
Mode value
calculated
17. LVSide2ZeroSeqChkU2/I2DirOn 1/0 1
1-Zero sequence current
harmonics checking
LVSide2 external connection
18. 1/0 0 I02/I01; 0-Zero sequence
3I0HarmonChkExtrI02/I01
current harmonics
checking phase current
I2/I1
19. LVSide2 3I0Satge1Time2On 1/0 0
20. LVSide2 3I0Satge1Time3On 1/0 0
21. LVSide2 3I0Satge2Time2On 1/0 0
22. LVSide2 3I0Satge2Time3On 1/0 0
23. LVSide2 3I0Satge3Time2On 1/0 0
24. LVSide2 3I0Satge3Time3On 1/0 0
Table 71 Zero sequence current setting on low voltage side3
Default
Number Setting name Range Unit Remark
value
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. LVSide3 3I0Stage1Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide3 3I0Stage1CurrSet 0.05~200 40 A
3. LVSide3 3I0Satge1Time1 0.00~100.00 100 s
4. LVSide3InvTime3I0Stage1ConstT 0.025~1.5 0.025
5. LVSide3InvTime3I0Stage1CoefA 0.001~1000 10
6. LVSide3InvTime3I0Stage1TimeB 0.000~100.00 100
7. LVSide3InvTime3I0Stage1IndexP 0.01~10.00 10
8. LVSide3 3I0Stage2Curve 0~13 0 0: definite time
138
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. LVSide3 3I0Stage2CurrSet 0.05~200 40 A
10. LVSide3 3I0Satge2Time1 0.00~100.00 100 s
11. LVSide3InvTime3I0Stage2ConstT 0.025~1.5 0.025
12. LVSide3InvTime3I0Stage2CoefA 0.001~1000 10
13. LVSide3InvTime3I0Stage 2TimeB 0.000~100.00 100
14. LVSide3InvTime3I0Stage2IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
15. LVSide3 3I0Stage3Curve 0~13 0 TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
139
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Default
Number Setting name Range Unit Remark
value
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. LVS13I0Stage3CurrSet 0.05~200 40 A
17. LVSide3 3I0Stage3Time1 0.00~100.00 100 s
18. LVSide3InvTime3I0Stage3ConstT 0.025~1.5 0.025
19. LVSide3InvTime3I0Stage3CoefA 0.001~1000 10
20. LVSide3InvTime3I0Stage 3TimeB 0.000~100.00 100
21. LVSide3InvTime3I0Stage3IndexP 0.01~10.00 10
22. LVSide3Dir3I0SensitiveAngle 0.00~90.00 30
23. LVSide3 3I0NSDSensitiveAngle 0.00~90.00 30
24. LVSide3 3I0RstTime 0.10~100 0.1 s
25. LVS3InvTime3I0MinTripTime 0.00~100 0.04 s
26. LVSide3 3I0Satge1Time2 0.10~100 100 s
27. LVSide3 3I0Satge1Time3 0.10~100 100 s
28. LVSide3 3I0Satge2Time2 0.10~100 100 s
29. LVSide3 3I0Satge2Time3 0.10~100 100 s
30. LVSide3 3I0Satge3Time2 0.10~100 100 s
31. LVSide3 3I0Satge3Time3 0.10~100 100 s
140
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Setting Default
Number Logic switch name Remark
Mode value
calculated
17. LVSide3ZeroSeqChkU2/I2DirOn 1/0 1
1-Zero sequence current
harmonics checking
LVSide3 external connection
18. 1/0 0 I02/I01; 0-Zero sequence
3I0HarmonChkExtrI02/I01
current harmonics
checking phase current
I2/I1
19. LVSide3 3I0Satge1Time2On 1/0 0
20. LVSide3 3I0Satge1Time3On 1/0 0
21. LVSide3 3I0Satge2Time2On 1/0 0
22. LVSide3 3I0Satge2Time3On 1/0 0
23. LVSide3 3I0Satge3Time2On 1/0 0
24. LVSide3 3I0Satge3Time3On 1/0 0
Table 73 Common setting
Default
Number Setting name Range Unit Remark
value
1. HVSideHarmUnblkPhCurr 0.05In~40 In 40 A
2. HVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
3. MVSideHarmUnblkPhCurr 0.05In~40 In 40 A
4. MVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
5. LVSideHarmUnblkPhCurr 0.05In~40 In 40 A
6. LVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07
7. HVSide3I0HarmUnblkCurr 0.05In~40 In 40 A
8. HVSide3I02ndHI02/I01 0.07~0.50 0.07
9. MVSide3I0HarmUnblkCurr 0.05In~40 In 40 A
10. MVSide3I02ndHI02/I01 0.07~0.50 0.07
11. LVSide3I0HarmUnblkCurr 0.05In~40 In 40 A
12. LVSide3I02ndHI02/I01 0.07~0.50 0.07
141
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
6. HVSide3I0Satge2Time3Trip /
7. HVSide3I0Stage3Time1Trip /
8. HVSide3I0Satge3Time2Trip /
9. HVSide3I0Satge3Time3Trip /
10. MVSide3I0Stage1Time1Trip /
11. MVSide3I0Satge1Time2Trip /
12. MVSide3I0Satge1Time3Trip /
13. MVSide3I0Stage2Time1Trip /
14. MVSide3I0Satge2Time2Trip /
15. MVSide3I0Satge2Time3Trip /
16. MVSide3I0Stage3Time1Trip /
17. MVSide3I0Satge3Time2Trip /
18. MVSide3I0Satge3Time3Trip /
19. LVSide1 3I0Stage1Time1Trip /
20. LVSide1 3I0Satge1Time2Trip /
21. LVSide1 3I0Satge1Time3Trip /
22. LVSide1 3I0Stage2Time1Trip /
23. LVSide1 3I0Satge2Time2Trip /
24. LVSide1 3I0Satge2Time3Trip /
25. LVSide1 3I0Stage3Time1Trip /
26. LVSide1 3I0Satge3Time2Trip /
27. LVSide1 3I0Satge3Time3Trip /
28. LVSide2 3I0Stage1Time1Trip /
29. LVSide2 3I0Satge1Time2Trip /
30. LVSide2 3I0Satge1Time3Trip /
31. LVSide2 3I0Stage2Time1Trip /
32. LVSide2 3I0Satge2Time2Trip /
33. LVSide2 3I0Satge2Time3Trip /
34. LVSide2 3I0Stage3Time1Trip /
35. LVSide2 3I0Satge3Time2Trip /
36. LVSide2 3I0Satge3Time3Trip /
37. LVSide3 3I0Stage1Time1Trip /
38. LVSide3 3I0Satge1Time2Trip /
39. LVSide3 3I0Satge1Time3Trip /
40. LVSide3 3I0Stage2Time1Trip /
41. LVSide3 3I0Satge2Time2Trip /
42. LVSide3 3I0Satge2Time3Trip /
43. LVSide3 3I0Stage3Time1Trip /
44. LVSide3 3I0Satge3Time2Trip /
45. LVSide3 3I0Satge3Time3Trip /
Alarm report:
If inrush conditions meet the requirements,
1. HVSide 3I0InrushBlk
blockearth fault protection.
2. MVSide 3I0InrushBlk
3. LVSide1 3I0InrushBlk
4. LVSide2 3I0InrushBlk
5. LVSide3 3I0InrushBlk
142
Chapter 11Chapter 1 Earth fault protection (50N, 51N,
67N)
Content Range and value Error
Current 0.05In~40.00In ≤ ±2.5% setting or ±0.02In
≤ ±1% setting or +40ms
Time delay 0.00s~100.00s, step 0.01s At 2 times of operating
current
Inverse time characteristic
Current 0.05In~40.00In ≤ ±2.5% setting or ±0.02In
IEC standard Normal inverse time IEC 60255-151
Very inverse time; ≤ ±5% setting or +40ms
Extreme inverse time Under the condition 2< 3I 0 /
Long inverse time
3I 0set <20
ANSI Inverse time ANSI/IEEE C37.112,
Short inverse time ≤ ±5% setting or +40ms
Long inverse time Under the condition 2< 3I 0 /
Medium inverse time
Very inverse time; 3I 0set <20
Extreme inverse time
Definite inverse time
User-defined characteristic IEC 60255-151
curve ≤ ±5% setting or +40ms
A
t B T Under the condition 2< 3I 0 /
I P
1 3I 0set <20
Iset
Time coefficient of inverse 0.005~1000.0, step 0.001
time : A
Time delay of inverse time: B 0.000~100.00, step 0.01
Inverse time index: P 0.01~10.00, step 0.005
Inverse time constant: T 0.025~1.5, step 0.01
Minimum trip time 20ms
Return mode Instantaneous return
Directional component
Zero sequence direction ≤ ±3°, when 3U0≥1V
160°
component action angle range
Directional sensitive angle 0°to 90°, step 1°
Negative sequence direction ≤ ±3°, when 3U2≥2V
160°
component action angle range
Directional sensitive angle 0°to 90°, step 1°
143
Chapter 12 Emergency earth fault protection(50N,51N)
145
Chapter 12 Emergency earth fault protection(50N,51N)
1 Overview
When VT failure happens, emergency earth fault protection enables,and
emergency earth fault protection is backup overcurrent protection without
direction.
The characteristics of emergency earth fault protection are listed as follow:
1) There are 2 stages on each high and medium voltage side of which the
definite time or inverse time can be selected.(including all inverse time
characteristics that stipulated by IEC/ANSI standard );
2) The inrush locking feature of each stage is independently selectable;
3) Inrush locking is distinguished by secondary harmonic currents;
4) The maximum current of open magnetizing inrush current can be
adjusted;
5) When VT failure happens, emergency earth fault protection enables.
6) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 59 The input and output signals diagram ofemergency earth fault protection
function
The input signals are on the left side and the output signals are on the
right.
Table 77 Parameter description
Input:
BIBlk BI blocking
EF Output:
146
Chapter 12 Emergency earth fault protection(50N,51N)
3 Detailed description
IED is equipped with satge 2 emergency earth fault protection, please refer
to the setting list for details. Take emergency earth fault stage 1 protection
as an example to explain the principle.
3I02/3I0>“3I02ndHI02/I01Ratio”
Em3I0Stage1Extr=0 &
≥1
secondary harmonic current
is high.
3I0HarmonChkExtrI02/I01=1
&
Imax>“HarmUnblkPhCurr”
Ia2/Ia1>“OC2ndHI2/I1Ratio”
≥1
Ib2/Ib1>“OC2ndHI2/I1Ratio”
Ic2/Ic1>“OC2ndHI2/I1Ratio”
3I02/3I0:3I02ndH/3I0FundWave
Ia2/Ia1:PhACurr2ndH/PhACurrFundWave
Ib2/Ib1:PhBCurr2ndH/PhBCurrFundWave
Ic2/Ic1:PhCCurr2ndH/PhCCurrFundWave
Figure 60 Logic diagram of the secondary harmonic blocking of emergency earth fault
147
Chapter 12 Emergency earth fault protection(50N,51N)
Where:
A:InvTimeEm3I0Stage1CoefA
P:InvTimeEm3I0Stage1IndexP
B:InvTimeEm3I0Stage1TimeB
T:InvTimeEm3I0Stage1ConstT
3I 0 : Zero sequence current setting value
3I 0set Em3I0Stage1CurrSet
If the current exceeds "Em3I0Stage1CurrSet", the timing component starts,
inverse time characteristic curve is selected by "Em3I0Stage1Curve ", A, P,
B are determined when the value is from 1 to 12, See the table below;
when the value is 13, it is user defined characteristics, calculate the trip
delay according to the setting of the A, P, B, T. While timing is up earth
fault protection trips. When the calculated delay is less than the minimum
trip delay time "3I0InvTimeMinTripTime", the component trips according to
the "3I0InvTimeMinTripTime".
Table 78 Curve definition
0 Definite time
148
Chapter 12 Emergency earth fault protection(50N,51N)
13 USER DEFINE
BIBlk
&
Em3I0Stage1Trip
2ndHCurrHigh &
“Em3I0Stage1BlkBy2ndH”=1
“Em3I0Stage1On”=1
Em3I0Stage1ProtOn
T1:“Em3I0Stage1Time”
149
Chapter 12 Emergency earth fault protection(50N,51N)
150
Chapter 12 Emergency earth fault protection(50N,51N)
DefaultV
No. SetName Scope Unit Comment
al
HVSInvTimeEm3I0S2Ti
13. 0.000~100.00 100
meB
HVSInvTimeEm3I0S1In
14. 0.01~10.00 10
dexP
15. HVSide3I0RstTime 0.10~100 0.1 s
HVInvTime3I0MinTripTi
16. 0.00~100 0.04 s
me
HVSideEm3I0Stage1Ti
17. 0.10~100 100 s
me1
HVSideEm3I0Stage1Ti
18. 0.10~100 100 s
me3
HVSideEm3I0Stage2Ti
19. 0.10~100 100 s
me2
HVSideEm3I0Stage2Ti
20. 0.10~100 100 s
me3
Table 80 Emergency earth fault protection logic switch
151
Chapter 12 Emergency earth fault protection(50N,51N)
DefaultV
No. SetName Scope Unit Comment
al
oefA
HVSInvTimeEm3I0S1Ti
6. 0.000~100.00 100
meB
HVSInvTimeEm3I0S1In
7. 0.01~10.00 10
dexP
0:Definite time
1:IEC INV.
2:IEC VERY INV.
3:IEC EXTERMELY INV.
4:IEC SHORT TIME INV.
5:IEC LONG TIME INV.
6:ANSI INV.
MVSideEm3I0Stage2C 7:ANSI SHORT INV.
8. 0~13 0
urve 8:ANSI LONG INV.
9:ANSI MODERATELY
INV.
10:ANSI VERY INV.
11:ANSI EXTERMELY
INV.
12:ANSI DEFINITE INV.
13:User defined
MVSideEm3I0Stage2C
9. 0.05~200 40 A
urrSet
MVSideEm3I0Stage2Ti
10. 0.00~100.00 100 s
me1
MVSInvTimeEm3I0S2C
11. 0.025~1.5 0.025
onstT
MVSInvTimeEm3I0S2C
12. 0.001~1000 10
oefA
MVSInvTimeEm3I0S2Ti
13. 0.000~100.00 100
meB
MVSInvTimeEm3I0S1In
14. 0.01~10.00 10
dexP
15. MVSide3I0RstTime 0.10~100 0.1 s
MVInvTime3I0MinTripTi
16. 0.00~100 0.04 s
me
MVSideEm3I0Stage1Ti
17. 0.10~100 100 s
me1
MVSideEm3I0Stage1Ti
18. 0.10~100 100 s
me3
MVSideEm3I0Stage2Ti
19. 0.10~100 100 s
me2
MVSideEm3I0Stage2Ti
20. 0.10~100 100 s
me3
Table 82 Emergency earth fault protection logic switch
152
Chapter 12 Emergency earth fault protection(50N,51N)
Trip report:
1. HVSideEm3I0S1Time1Trip /
2. HVSideEm3I0S1Time2Trip /
3. HVSideEm3I0S1Time3Trip /
4. HVSideEm3I0S2Time1Trip /
5. HVSideEm3I0S2Time2Trip /
6. HVSideEm3I0S2Time3Trip /
7. MVSideEm3I0S1Time1Trip /
8. MVSideEm3I0S1Time2Trip /
9. MVSideEm3I0S1Time3Trip /
10. MVSideEm3I0S2Time1Trip /
11. MVSideEm3I0S2Time2Trip /
12. MVSideEm3I0S2Time3Trip /
Alarm report:
2. MVSide3I0InrushBlk
153
Chapter 12 Emergency earth fault protection(50N,51N)
154
Chapter 13 Negative sequence current protection (46)
155
Chapter 13 Negative sequence current protection (46)
1 Overview
Negative sequence current protection can detect the unbalance of power
system load. When the generator connect unbalanced load, negative
sequence current protection is particularly useful. Because the unbalanced
load will produce a reverse magnetic field in the three-phase induction
motor, resulting in overheating of the rotor end. Secondly, the negative
sequence current protection can also be used to detect the disconnection,
short circuit and polarity of current transformer. Besides, the negative
sequence current protection can also detect the single-phase or two-phase
faults in the system, and the fault statue when the fault current is less than
the load current.
1) The main characteristics of the negative sequence current protection:
offer 3 stages on each high, medium and low voltage side, and definite
time or inverse time can be selected.
2) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 62 The input and output signals diagram of negative sequence current
protection function
Table 86 Parameter description
Input:
BIBlk BI blocking
NSOC Output:
156
Chapter 13 Negative sequence current protection (46)
3 Detailed description
IED is equipped with 3 stages of negative sequence current protection on
each high, medium and low voltage side, please refer to the setting list for
details. The negative sequence current protection stage 1 will be taken as
an example below and the principle will be introduced.
157
Chapter 13 Negative sequence current protection (46)
A: "InvTime3I2Stage1CoefA"
P: "InvTime3I2Stage1IndexP"
B: "InvTime3I2Stage1TimeB"
T: "InvTime3I2Stage1ConstT"
I 2 : Negative sequence current;
I 2 set :”3I2Stage1CurrSet”
Table 87 Curve definition
0. Definite time
158
Chapter 13 Negative sequence current protection (46)
Binary Blocking
T1:“3I2Stage1Time”
5. HVSideInvTimeI2Stage1CoefA 0.001~1000 10
6. HVSideInvTimeI2Stage1CoefB 0.000~100.00 100
7. HVSideInvTimeI2Stage1IndexP 0.01~10.00 10
159
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
2:IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. HVSideI2Stage2CurrSet 0.05In~40 In 40 A
160
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. HVSideI2Stage3CurrSet 0.05In~40 In 40 A
Table 89 Negative sequence current protection of high voltage side logic switch
Set Default
Number Logic switch name Remark
mode value
1. HVSideI2Stage1Time1On 1/0 0
2. HVSideI2Stage2Time1On 1/0 0
3. HVSideI2Stage3Time1On 1/0 0
4. HVSideI2Stage1Time2On 1/0 0
5. HVSideI2Stage1Time3On 1/0 0
6. HVSideI2Stage2Time2On 1/0 0
7. HVSideI2Stage2Time3On 1/0 0
8. HVSideI2Stage3Time2On 1/0 0
9. HVSideI2Stage3Time3On 1/0 0
161
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. MVSideI2Stage1CurrSet 0.05In~40 40 A
5. MVSideInvTimeI2Stage1CoefA 0.001~1000 10
6. MVSideInvTimeI2Stage1CoefB 0.000~100.00 100
7. MVSideInvTimeI2Stage1IndexP 0.01~10.00 10
0: definite time
1:IEC INV.
2:IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
MVSideI2Stage2Curve TIME INV.
8. 0~13 0
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
162
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. MVSideI2Stage2CurrSet 0.05In~40 In 40 A
163
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
23. MVInvTimeI2MinTripTime 0.10~100.00 0.10 s
Table 91 Negative sequence current protection of medium voltage side logic switch
Set Default
Number Logic switch name Remark
mode value
1. MVSideI2Stage1Time1On 1/0 0
2. MVSideI2Stage2Time1On 1/0 0
3. MVSideI2Stage3Time1On 1/0 0
4. MVSideI2Stage1Time2On 1/0 0
5. MVSideI2Stage1Time3On 1/0 0
6. MVSideI2Stage2Time2On 1/0 0
7. MVSideI2Stage2Time3On 1/0 0
8. MVSideI2Stage3Time2On 1/0 0
9. MVSideI2Stage3Time3On 1/0 0
164
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide1I2Stage1CurrSet 0.05In~40 40 A
5. LVSide1InvTimeI2Stage1CoefA 0.001~1000 10
7. LVSide1InvTimeI2Stage1IndexP 0.01~10.00 10
0: definite time
1:IEC INV.
2:IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8. LVSide1I2Stage2Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. LVSide1I2Stage2CurrSet 0.05In~40 In 40 A
165
Chapter 13 Negative sequence current protection (46)
Default
Number Setting name Range Unit Remark
value
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
16. LVSide1I2Stage3CurrSet 0.05In~40 In 40 A
Table 93 Negative sequence current protection of low voltage side1 logic switch
Set Default
Number Logic switch name Remark
mode value
1. LVSide1I2Stage1Time1On 1/0 0
2. LVSide1I2Stage2Time1On 1/0 0
3. LVSide1I2Stage3Time1On 1/0 0
166
Chapter 13 Negative sequence current protection (46)
4. LVSide1I2Stage1Time2On 1/0 0
5. LVSide1I2Stage1Time3On 1/0 0
6. LVSide1I2Stage2Time2On 1/0 0
7. LVSide1I2Stage2Time3On 1/0 0
8. LVSide1I2Stage3Time2On 1/0 0
9. LVSide1I2Stage3Time3On 1/0 0
167
Chapter 13 Negative sequence current protection (46)
168
Chapter 14 Overvoltage protection (59)
169
Chapter 14 Overvoltage protection (59)
1 Overview
Overvoltage protection is used to prevent the impact of overvoltage on
electrical equipment. The abnormal overvoltage often occurs in low load,
long transmission line, generator voltage regulation fails in the islanded
system, or the load shedding of the generator in the system. Even if the
compensating capacitor can compensate line capacitance, lower the
overvoltage of the lines, when the compensating capacitor fails,
overvoltage will endanger the line insulation system, here the circuit must
be removed.
Overvoltage protection has the following characteristics:
1) Definite or inverse time can be selected on each 2 stages of
high/medium/low voltage side;
2) Set the alarm or trip in stage;
3) Measured voltage can be phase-to-earth voltage or phase-to-phase
voltage;
4) Dropoff coefficient is adjustable.
5) When the voltage connector of local side is disabled, the overvoltage
protection of local side is also disabled.
6) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Overvoltage Protection
1 1
BIBlk Start
2 2
Ena_*OV Operation
3 3
Ena_*Voltage PhaseA
4
PhaseB
5
PhaseC
Figure 64 The input and output signals of overvoltage protection function diagram
Table 96 Parameter description
Input:
BIBlk BI blocking
OV
Output:
170
Chapter 14 Overvoltage protection (59)
Input:
"HVSideOVConn": Ena_HVOV,the corresponding
ENA_Function hard connector is Ena_Ena_HVOV_5
Ena_ *OV
"MVSideOVConn": Ena_MVOV,the corresponding
hard connector is Ena_MVOV_5
Input:
"HVSideVoltConn": Ena_HVoltage,the hard
Ena_*Voltage connector is Ena_HVoltage_5
Ena_*Voltage
"MVSideVoltConn": Ena_MVoltage,the hard
connector is Ena_MVoltage_5
3 Detailed description
3.1 Protection principle
When the voltage connector of local side is disabled, the overvoltage
protection of local side is also disabled.
Overvoltage protection selects the phase voltage or line voltage through
the on-off logic switch "OVChkPEVolt". Logic switch "OVChkPEVolt" set 1,
select the phase voltage UA-N, UB-N, UC-N; Logic switch "OVChkPEVolt"
set 0, select the line voltage UA-B, UB-C, UC-A. The overvoltage
protection of stage 1 will be taken as an example in below and the principle
will be introduced.
3.1.1 Definite time
When "OVStage1Curve"=0, overvoltage is the define time characteristic,
inverse time function is disabled.
U_∅> "OVStage1VoltSet", (∅=a, b, c)
When "OVChkPEVolt"=1, use the phase-to-earth voltage; when
"OVChkPEVolt"=0, use the phase-to-phase voltage. When the
phase-to-earth (phase-to-phase) voltage is greater than
"OVStage1VoltSet", timing component starts and until timing to the
"OVStage1Time", overvoltage protection trips, when the phase-to-earth
(phase-to-phase) voltage U_∅<overvoltage reset
coefficient×"OVStage1VoltSet", timing component returns, overvoltage
protection resets.
3.1.2 Inverse time
When "OVStage1Curve"=1-13, overvoltage is the inverse time
characteristic, define time function is disabled.
171
Chapter 14 Overvoltage protection (59)
A
t B T
U P
1
Uset
Where:
A: "InvTimeOVStage1CoefA"
P: "InvTimeOVStage1IndexP"
B: "InvTimeOVStage1TimeB"
T: "InvTimeOVStage1ConstT"
U : Phase-to-earth/phase-to-phase voltage
U set "OVStage1VoltSet"
When "OVChkPEVolt"=1, use the phase-to-earth voltage; when
"OVChkPEVolt"=0, use the phase-to-phase voltage. If the phase-to-earth
(phase-to-phase) voltage exceeds "OVStage1VoltSet", the timing
component starts, inverse time characteristic curve is selected by Curve, A,
P, B are determined when the value is from 1 to 12, see the following Table;
when the value is 13, it is user defined characteristics, calculate the trip
delay according to the setting of the A, P, B, T. When the calculated delay
time is less than "InvTimeOVMinTime", the component will trip in
accordance with the "InvTimeOVMinTime".
Table 97 Curve definition
Inverse time
Curve A P B
characteristic
0. Definite time
172
Chapter 14 Overvoltage protection (59)
Inverse time
Curve A P B
characteristic
13. User defined
“OVChk1Ph”=1 ≥1
min(Ua,Ub,Uc)>“OVStage1VoltSet” &
“OVChk1Ph”=0
&
“OVChkPEVolt”=1
max(Uab,Ubc,Uca)>“OVStage1VoltSet” &
“OVChk1Ph”=1 ≥1
min(Uab,Ubc,Uca)>“OVStage1VoltSet” &
“OVChk1Ph”=0 ≥1
& &
T1 Overvoltage Stage 1
Protection Trip
“OVChkPEVolt”=0
“OVStage1On”=1
T1:“OVStage1Time”
173
Chapter 14 Overvoltage protection (59)
Default
Number Setting name Range Unit Remark
value
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. HVSideOVStage1VoltSet 40.00~200.0 110 V
7. HVSideInvTimeOVStage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
8. HVSideOVStage2Curve 0~13 0 7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
174
Chapter 14 Overvoltage protection (59)
Default
Number Setting name Range Unit Remark
value
DEFINITE INV.
13: User
defined
9. HVSideOVStage2VoltSet 40.00~200.0 110 V
175
Chapter 14 Overvoltage protection (59)
Default
Number Setting name Range Unit Remark
value
DEFINITE INV.
13: User
defined
2. MVSideOVStage1VoltSet 40.00~200.0 110 V
7. MVSideInvTimeOVStage1IndexP 0.01~10.00 10
0: definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8. MVSideOVStage2Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. MVSideOVStage2VoltSet 40.00~200.0 110 V
176
Chapter 14 Overvoltage protection (59)
177
Chapter 14 Overvoltage protection (59)
178
Chapter 15 Zero sequence voltage protection(64)
179
Chapter 15 Zero sequence voltage protection (64)
1 Overview
Zero sequence voltage protection is generally used in the power network
with small grounding fault current.
The main features of zero sequence voltage protection are as follows:
1) It provides 1 stages of definite time and reverse time selective
protection;
2) Zero sequence voltage 3U0 can be selected as self-produce zero
sequence voltage (the total of three phase measurement voltage), or
external zero sequence voltage (zero sequence residual voltage).
3) When zero sequence voltage is self-produced. if the voltage connector
of local side is disabled, zero sequence overvoltage protection is
disabled.
4) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 66 The input and output signals diagram of zero sequence voltage protection
function
Table 104 Parameter description
Function Identifier Description
Input:
BIBlk BI blocking
ZSOV Output:
180
Chapter 15 Zero sequence voltage protection(64)
3 Detailed description
3.1 Protection principle
When zero sequence voltage is self-produced, if the voltage connector of
local side is disabled, zero sequence overvoltage protection is disabled.
Zero sequence voltage protection is used for ground fault check. Zero
sequence voltage protection can be set as alarm or trip, reverse and
reverse time are selective.
Compare the external or self-produce zero sequence voltage and the
corresponding setting value, if it is greater than the setting, trip timer starts.
Timer starts timed to the user defined time delay. The time delay setting
can be adjusted independently by settings. When time delay defined by
the users is over, the protection device sends out a trip command. The
zero sequence voltage protection stage 1 will be taken as an example
below and the principle will be introduced.
3.1.1 Definite time
When "3U0Stage1CurveSel" =1~0, zero sequence voltage is definite time
characteristic.
3U0 > “3U0Stage1VoltSet”
If the zero sequence voltage exceeds the inverse time starting setting
"3U0Stage1VoltSet", the start signal is triggered and timing component
starts, time to "3U0Stage1Time", zero sequence voltage protection trips.
3.1.2 Inverse time
When "3U0Stage1CurveSel" =1~13, zero sequence voltage is the inverse
time characteristic.
A
t P
B T
3U 0 1
3U 0set
Where:
181
Chapter 15 Zero sequence voltage protection (64)
A:”InvTime3U0Stage1CoefA”
P:”InvTime3U0Stage1IndexP”
B: "InvTime3U0Stage1TimeB"
T: "InvTime3U0Stage1ConstT"
3U 0 : 3U0
3U 0set : "3U0Stage1VoltSet"
If the zero sequence voltage exceeds "3U0Stage1VoltSet", Start signal is
triggered and the timing component starts, inverse time characteristic
curve is selected by curve, A, P, B are determined when the value is from
1 to 12, see the following table; when the value is 13, it is the user defined
characteristic, calculate the trip delay in accordance with the setting of the
A, P, B, T. When the timing is up, and zero sequence voltage protection
trips. When the calculated delay time is less than the
"InvTime3U0MinTime", the component will trip according to the
"InvTime3U0MinTime".
Table 105 Curve definition
0. Definite time
182
Chapter 15 Zero sequence voltage protection(64)
trip, if the action conditions are met, timing component starts, take stage 1
for example, when time is over, "3U0Stage1Trip" is issued. LED and
protection trip can be configured by AESP.
Zero sequence voltage protection simultaneously outputs the trip value at
the corresponding time during operation.
183
Chapter 15 Zero sequence voltage protection (64)
Table 107 Zero sequence voltage protection logic switch of high voltage side
Default
Number Logic switch name Range Remark
value
1. HVSide3U0Stage1On 1/0 0
1- Zero sequence external
connection
2. HVSideExtr3U0 1/0 0
0- Zero sequence voltage
calculated
Table 108 Zero sequence voltage protection setting of medium voltage side
Default
Number Setting name Range Unit Remark
value
0:Definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. MVSide3U0Stage1CurveSel 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATEL
Y INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. MVSide3U0Stage1Set 2.00~100.0 100 V
Table 109 Zero sequence voltage protection logic switch of medium voltage side
184
Chapter 15 Zero sequence voltage protection(64)
Default
Number Logic switch name Range Remark
value
1. MVSide3U0Stage1On 1/0 0
1- Zero sequence external
connection
2. MVSideExtr3U0 1/0 0
0- Zero sequence voltage
calculated
Table 110 Zero sequence voltage protection setting of low voltage side1
Default
Number Setting name Range Unit Remark
value
0:Definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. LVSide13U0Stage1CurveSel 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATEL
Y INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide13U0Stage1Set 2.00~100.0 100 V
185
Chapter 15 Zero sequence voltage protection (64)
Table 111 Zero sequence voltage protection logic switch of low voltage side1
Default
Number Logic switch name Range Remark
value
1. LVSide13U0Stage1On 1/0 0
1- Zero sequence external
connection
2. LVSide1Extr3U0 1/0 0
0- Zero sequence voltage
calculated
Table 112 Zero sequence voltage protection setting of low voltage side2
Default
Number Setting name Range Unit Remark
value
0:Definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
1. LVSide2 3U0Stage1CurveSel 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATEL
Y INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. LVSide2 3U0Stage1Set 2.00~100.0 100 V
186
Chapter 15 Zero sequence voltage protection(64)
Table 113 Zero sequence voltage protection logic switch of low voltage side2
Default
Number Logic switch name Range Remark
value
1. LVSide2 3U0Stage1On 1/0 0
1- Zero sequence external
connection
2. LVSide2Extr3U0 1/0 0
0- Zero sequence voltage
calculated
187
Chapter 15 Zero sequence voltage protection (64)
188
Chapter 16 Negative sequence voltage protection (47)
189
Chapter 16 Negative sequence voltage protection (47)
1 Overview
In normal operating three-phase system, the negative sequence voltage is
almost 0, and the negative sequence voltage will occur when there is
asymmetrical situation in the system. Negative sequence voltage
protection is operated by checking negative sequence voltage.
The main features of negative sequence voltage protection are as follows:
1) High/medium voltage sides provide 2 stages of protection on each
side and definite or inverse time can be selected.
2) When the voltage connector of local side is disabled, the negative
sequence overvoltage protection is disabled.
3) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 67 The input and output signals diagram of negative sequence voltage
protection function
Table 116 Parameter description
Function Identifier Description
Input:
BIBlk BI blocking
NSOV Output:
Input:
"HVSideU2Conn":Ena_HVNSOV,the
ENA_Function corresponding hard connector is
Ena_*NSOV Ena_HVNSOV_5
“MVSideU2Conn:Ena_MVNSOV,Hard
connector is Ena_MVNSOV_5
Ena_*Voltage Input:
190
Chapter 16 Negative sequence voltage protection (47)
3 Detailed description
3.1 Protection principle
When the voltage connector of local side is disabled, the negative
sequence overvoltage protection is disabled.
The negative sequence voltage protection stage 1 will be taken as an
example below and the principle will be introduced.
3.1.1 Definite time
When "3U2Stage1Curve"=0, negative sequence voltage is the inverse
time characteristic, inverse time function is disabled.
The negative sequence voltage protection trip voltage is calculated by the
three-phase voltage as follow:
U̇2 = U̇A + a2 U̇B + aU̇C
U2 > “3U2Stage1VoltSet”
If the voltage is exceeds "3U2Stage1VoltSet", timing component starts and
until timing to "3U2Stage1Time", negative sequence voltage protection
trips.
Where:
U 2 :Negative sequence voltage
191
Chapter 16 Negative sequence voltage protection (47)
P: "InvTime3U2Stage1IndexP"
B: "InvTime3U2Stage1TimeB"
T: "InvTime3U2Stage1ConstT"
U2
: Negative sequence voltage
U 2 set
: "3U2Stage1VoltSet"
Table 117 Curve definition
0. Definite time
192
Chapter 16 Negative sequence voltage protection (47)
Default
Number Setting name Range Unit Remark
value
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
2. HVSideU2Stage1VoltSet 40~100.00 100 V
5. HVSideInvTimeU2Stage1CoefA 0.001~1000 10
6. HVSideInvTimeU2Stage1TimeB 0.000~100.00 100
7. HVSideInvTimeU2Stage1IndexP 0.01~10.00 10
0:definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
8. HVSideU2Stage2Curve 0~13 0
6: ANSI INV.
7: ANSI
SHORT INV.
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
193
Chapter 16 Negative sequence voltage protection (47)
Default
Number Setting name Range Unit Remark
value
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. HVSideU2Stage2VoltSet 40~100.00 100 V
Table 119 Negative sequence voltage protection logic switch on high voltage side
Setting
Number Logic switch name Default value Remark
Mode
1. HVSideU2Stage1On 1/0 0
2. HVSideU2Stage2On 1/0 0
194
Chapter 16 Negative sequence voltage protection (47)
Default
Number Setting name Range Unit Remark
value
defined
5. MVSideInvTimeU2Stage1CoefA 0.001~1000 10
7. MVSideInvTimeU2Stage1IndexP 0.01~10.00 10
0:definite time
1: IEC INV.
2: IEC VERY
INV.
3: IEC
EXTERMELY
INV.
4: IEC SHORT
TIME INV.
5: IEC LONG
TIME INV.
6: ANSI INV.
7: ANSI
SHORT INV.
8. MVSideU2Stage2Curve 0~13 0
8: ANSI LONG
INV.
9: ANSI
MODERATELY
INV.
10: ANSI
VERY INV.
11: ANSI
EXTERMELY
INV.
12: ANSI
DEFINITE INV.
13: User
defined
9. MVSideU2Stage2VoltSet 40~100.00 100 V
195
Chapter 16 Negative sequence voltage protection (47)
Table 121 Negative sequence voltage protection logic switch on medium voltage side
Setting
Number Logic switch name Default value Remark
Mode
1. MVSideU2Stage1On 1/0 0
2. MVSideU2Stage2On 1/0 0
196
Chapter 17 Undervoltage protection (27)
197
Chapter 17 Undervoltage protection (27)
1 Overview
Undervoltage protection can effectively protect the power equipment from
the impact of voltage drop.
The main features of undervoltage protection are as follows:
1) It provides 2 stages of protection, and definite and inverse time can be
selected.
2) Undervoltage protection voltage can be selected as phase-to-earth
voltage or phase-to-phase voltage.
3) Undervoltage blocking current check.
4) Detection of circuit breaker state
5) VT failure detection, VT failure blocking undervoltage protection.
6) Dropoff coefficient is adjustable.
7) When the voltage connector of local side is disabled, undervoltage
protection is disabled.
8) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Undervoltage Protection
1 1
2 BIBlk Start 2
3 Ena_*UV Operation
Ena_*Voltage
Figure 68 The input and output signal diagram of undervoltage protection function
Table 124 Parameter description
Function Identifier Description
Input:
BIBlk BI blocking
UV Output:
198
Chapter 17 Undervoltage protection (27)
3 Detailed description
When the voltage connector of local side is disabled, undervoltage
protection is disabled.
IED consists of four stages of undervoltage protection, phase-to-earth
voltage or phase-to-phase voltage, alarm or trip and definite time or
inverse time are selectable, please refer to setting list for details. The
undervoltage protection stage 1 will be taken as an example below and the
principle will be introduced.
199
Chapter 17 Undervoltage protection (27)
0. Definite time
200
Chapter 17 Undervoltage protection (27)
1. Curve1 1 1 0
2. Curve2 40 2 1
3. Curve3 5 2 2
4. User defined
201
Chapter 17 Undervoltage protection (27)
Uc<“UVStage1VoltSet”
“UVChk1Ph”=1 ≥1
“UVChk1Ph”=0
Ua<“UVStage1VoltSet”
& &
&
Ub<“UVStage1VoltSet”
Uc<“UVStage1VoltSet”
≥1
“UVChkPEVolt”=1 Undervoltage Stage 1
Protection Startup
“UVChkPEVolt”=0
Uab<“UVStage1VoltSet”
≥1
Ubc<“UVStage1VoltSet” & &
Uca<“UVStage1VoltSet”
“UVChk1Ph”=1
≥1
“UVChk1Ph”=0
Uab<“UVStage1VoltSet”
&
&
Ubc<“UVStage1VoltSet”
Uca<“UVStage1VoltSet”
202
Chapter 17 Undervoltage protection (27)
UVStage1FcnOn1
“UVStage1On”=1
UVStage1Startup
Binary Blocking
“UVChkCBState”=1 &
T1
UVStage1Trip
“UVChkCBState”=0
max(Ia,Ib,Ic)>“UVCurrSet” &
≥1
≥1
&
“UVChkCurrOn”=1
“UVChkCurrOn”=0
VT Failure blocking
Ua<“3PhUVBlkSet”
Ub<“3PhUVBlkSet”
&
Uc<“3PhUVBlkSet”
“UVChkPEVolt”=1
≥1
“UVChkPEVolt”=0
Uab<“1.732×3PhUVBlkSet”
&
Ubc<“1.732×3PhUVBlkSet”
Uca<“1.732×3PhUVBlkSet”
T1:“UVStage1Time”
203
Chapter 17 Undervoltage protection (27)
Default
Number Setting name Range Unit Remark
value
11. HVSideInvTimeUVStage2T 0.025~1.5 0.025
12. HVSideInvTimeUVStage2A 0.001~1000 10
13. HVSideInvTimeUVStage2B 0.000~100.00 100
14. HVSideInvTimeUVStage2IndexP 0.01~10.00 10
15. HVSideUVChkCurrSet 0.0 5n ~ 40 In 10 A
16. HVSideUVMinVoltSet 0.000~40.00 2 V
17. HVSideUVDropoffCoef 1.00~2.00 1
18. HVSideUVRstTime 0.000~100.00 0.0 s
19. HVInvTimeUVMinTripTime 0.100~100.00 0.1 s
Table 127 Undervoltage protection logic switch of high voltage side
Setting Default
Number Logic switch name Remark
Mode value
1. HVSideUVStage1On 1/0 0
2. HVSideUVStage2On 1/0 0
1-check current;
3. HVSideUVChkCurrOn 1/0 0
0-check current
1-check CB state;
4. HVSideUVoltChkCBState 1/0 0
0-not check CB state
204
Chapter 17 Undervoltage protection (27)
Default
Number Setting name Range Unit Remark
value
14. MVSideInvTimeUVStage2IndexP 0.01~10.00 10
15. MVSideUVChkCurrSet 0.05In ~ 40In 10 A
16. MVSideUVMinVoltSet 0.000~40.00 2 V
17. MVSideUVDropoffCoef 1.00~2.00 1
18. MVSideUVRstTime 0.000~100.00 0.0 s
19. MVInvTimeUVMinTripTime 0.100~100.00 0.1 s
Table 129 Undervoltage protection logic switch of medium voltage side
Setting Default
Number Logic switch name Remark
Mode value
1. MVSideUVStage1On 1/0 0
2. MVSideUVStage2On 1/0 0
1-check current;
3. MVSideUVChkCurrOn 1/0 0
0-check current
1-check CB state;
4. MVSideUVoltChkCBState 1/0 0
0-not check CB state
205
Chapter 17 Undervoltage protection (27)
206
Chapter 18 Thermal overload protection (49)
207
Chapter 18 Thermal overload protection (49)
1 Overview
Thermal overload protection protects the device against overheating
caused by overload. Overheating can affect insulation characteristics of
insulation material between transformers, lines and other electrical
equipment. In fact, if the device temperature exceeds the allowable
operating temperature, the insulation material will accelerate aging.
Therefore, special protection should be provided to prevent the protected
equipment from excessive temperature. Since the temperature is
proportional to the square of the current, the thermal overload protection is
based on the square of the measured current flowing through the
protected device. In addition, due to the cumulative effect of over
temperature, the thermal overload protection needs to consider the
historical thermal effect of the device. The device realizes the above
functions by providing a thermal model of the simulated protected device.
In this way, the thermal overload protection of the device has the ability of
memory, which can consider the historical overload and heat loss.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
Figure 70 The input and output signals of thermal overload protection function diagram
Table 132 Parameter description
Output:
3 Detailed description
208
Chapter 18 Thermal overload protection (49)
The device provides 1 stage thermal overload trip stage and 2 stage
thermal overload alarm stage. The alarm stage needs to adjust the
"ThermalOLAlarmCoef", which means that the value of the alarm stage trip
setting is the product of the setting of the trip stage and the overload alarm
coefficient. The thermal overload protection function is realized by a
temperature model equivalent to the protected device. Temperature model
(low temperature curve or high temperature curve) is selected from
IEC60255-8 standard. Temperature model can be used to calculate the
temperature rise of each phase current. The maximum temperature rise
calculated from the three-phase current is the trip value of thermal
overload protection.
I 1
I
Where, IP is the steady current before the overload, the formula is the heat
curve in the IEC60255-8 specification, and the trip time is calculated in
accordance with the cold curve, which is shown as follows:
I 2
I
t ln 2
I 1
I
Thermal overload protection can reflect the current fundamental frequency
component or RMS value trip, which are divided into stage 1 trip and stage
2 alarm, whenI > “ThermalOLCurrSet”, over heat protection starts, take
stage 1 alarm for example, when the thermal overload percentage reaches
"ThermalOLAlarmCoef1", the report "ThermalOLAlarmCoef1" is sent out;
when the thermal load percentage reaches 100%, the report
"ThermalOLTrip" is sent out. Light, protection trip and others can be
configured by AESP after the alarm or trip report is issued.
The calculation formula of thermal curve alarm time is as follows:
209
Chapter 18 Thermal overload protection (49)
I 2 I 2
P
I I
t ln 2
I RatioAct
I
The calculation formula of cold curve alarm time is as follows:
I 2
I
t ln 2
I
RatioAct
I
Where RatioActis“ThermalOLAlarmCoef”.
While alarming or tripping, three-phase current value Ia, Ib, Ic of trip
moment and each phase of trip moment are sent out.
When overheating protection is enabled, three-phase thermal
accumulative percentage is sent out timely by ThermalA, ThermalB, and
ThermalC.
The stop load current is 0, and the time coefficient of the equipment in the
process of heat dissipation is the product of "ThermalOLCoolingCoef" and
"ThermalTimeConst".
3. HVSideThermalOLCoolingCoef 0.1~10 10
4. HVSideThermalOLAlarmCoef1 0.5~1 1
5. HVSideThermalOLAlarmCoef2 0.5~1 1
210
Chapter 18 Thermal overload protection (49)
3. MVSideThermalOLCoolingCoef 0.1~10 10
4. MVSideThermalOLAlarmCoef1 0.5~1 1
5. MVSideThermalOLAlarmCoef2 0.5~1 1
211
Chapter 18 Thermal overload protection (49)
212
Chapter 19 Circuit Breaker Failure protection (50BF)
213
Chapter 19 Circuit Breaker Failure protection (50BF)
1 Overview
CBF protection can detect whether CBF is operating or not during the fault
clearance. This protection can clear the fault by tripping the breaker of
corresponding busbars as fast backup protection. Once there is a breaker
failure on feeder or transformer, the connected busbar can be
disconnected from the power grid by CBF protection.
In order to improve the reliability of circuit breaker failure protection, the
current criterion is added. Three phase current, zero sequence current and
negative sequence current can be selected.
In order to avoid the other around circuit breaker trip caused by the error of
judgment, circuit breaker failure protection can be set to issue a trip
command to the local circuit breaker once again.
CBF protection has the characteristics as below:
1) 2 trip stages (local breaker retrip and trip the busbar)
2) Internal/ external initiation
3) Three-phase initiating failure
4) Breaker auxiliary contact check
5) Current criteria checking (including phase current, zero and negative
sequence currents)
6) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Input:
214
Chapter 19 Circuit Breaker Failure protection (50BF)
Input:
BIBlk BI blocking
Output:
CBF
CBF_Init Circuit breaker failure startup signal
BIAlarm Circuit breaker failure binary input is abnormal
Input:
"HVSideCBFConn":Ena_HVCBF,the
corresponding hard connector is Ena_HVCBF_5
"MVSideCBFConn":Ena_MVCBF,the
ENA_Function corresponding hard connector is Ena_MVCBF_5
Ena_*CBF
"LVSide1CBFConn":Ena_LV1CBF,the
corresponding hard connector is Ena_LV1CBF_5
“LVSide2CBFConn":Ena_LV2CBF,the
corresponding hard connector is Ena_LV2CBF_5
3 Detailed description
3.1 Protection function
CBF protection can be enabled or disabled by setting the logic switch In
the case of the protection function is enabled, the protection function trips,
the relevant protection function start failure protection, and the timing of
the counter works until to setting time delay, and the time delay is set
to”CBFTime1". If the circuit breaker is still closed after the setting time,
circuit breaker failure protection will send trip command to trip the circuit
breaker (for example, through the secondary trip coil) If the breaker has no
response when the other time delay ”CBFTime2", then IED will send off trip
command to trip the corresponding breakers to isolate the fault (e.g. other
breakers on the same busbar connected with the failure circuit breaker).
After tripping, light, protection trip and others can be configured by AESP.
The internal and external protection function can both start circuit breaker
failure protection. If the external initiating function protection is failed, then
it needs to be equipped with "3PhaseCBFStartup".
CBF check includes two criteria. The first criterion is detecting the
disappeared current after issuing the trip command. The second criterion
is detecting the auxiliary contacts of breaker.
215
Chapter 19 Circuit Breaker Failure protection (50BF)
Calculate3I0 >“CBF3I0Set” ≥1
&
≥1 &
3I2 > “CBFI2Set”
Ib >“CBFCurrSet”
Ic >“CBFCurrSet”
“CBFChk3I0/I2”=1
&
Ib >“CBFCurrSet”
Calculate3I0 >“CBF3I0Set” ≥1 ≥1
& CB Failure Current
≥1 & judged
3I2 > “CBFI2Set” by 3 Phase Current
Ia >“CBFCurrSet”
Ic >“CBFCurrSet”
“CBFChk3I0/I2”=1
&
Ic >“CBFCurrSet”
Calculate3I0 >“CBF3I0Set” ≥1
&
≥1 &
3I2 > “CBFI2Set”
Ia >“CBFCurrSet”
Ib >“CBFCurrSet”
“CBFChk3I0/I2”=1
216
Chapter 19 Circuit Breaker Failure protection (50BF)
has been disconnected. The more reliable current criterion has higher
priority and avoids the signal errors caused by the failure of auxiliary
contact mechanism or circuit.
CB Trip Position &
Breaker close
Internal/External 3 & position
Phase Initiating CBF
CBF BIErr
T_alarm &
ExtrInitCBFSignal
≥1
IntrInitCBFSignal
&
3PhInitCBF
CBFProtFcnOn=1
Breaker close
position
≥1
T1:“CircuitBreakerFailureTime1”
&
0
CBFail input
T2:“CircuitBreakerFailureTime2”
2. HVSideCBF3I0Set 0.05In~40 In 40 A
217
Chapter 19 Circuit Breaker Failure protection (50BF)
3. HVSideCBFI2Set 0.05In~40 In 40 A
2. MVSideCBF3I0Set 0.05In~40 In 40 A
3. MVSideCBFI2Set 0.05In~40 In 40 A
2. LVSide1CBF3I0Set 0.05In~40 In 40 A
3. LVSide1CBFI2Set 0.05In~40 In 40 A
218
Chapter 19 Circuit Breaker Failure protection (50BF)
2. LVSide2CBF3I0Set 0.05In~40 In 40 A
3. LVSide2CBFI2Set 0.05In~40 In 40 A
219
Chapter 19 Circuit Breaker Failure protection (50BF)
1. HVSideCBF BIErr /
2. MVSideCBF BIErr /
3. LVSide1CBF BIErr /
4. LVSide2CBF BIErr
3.4 Parameters
Table 149 CBF protection technical parameter
Items Setting range Trip value error
Current setting 0.05In ~ 40.00In ≤ ±2.5% setting or ±0.02In
Negative sequence current
setting
Zero sequence current
setting
Time 1 of circuit breaker 0.00s~100.00s, step 0.01s ≤ ± 1% times of setting or
failure +40ms, when trip current is
Time 2 of circuit breaker 0.00s~100.00s, step 0.01s set as 200% setting
failure
DropoffCoef About 0.95
Reset time Less than 20ms
220
Chapter 20 Dead zone protection (50DZ)
221
Chapter 20 Dead zone protection (50DZ)
1 Overview
IED provides dead zone protection to detect dead zone fault, i.e. when
breaker is in open position, a fault occurs between CT and breaker. So,
when breaker auxiliary contact shows that the breaker is in open position,
IED can detect fault current of dead zone. The protective function can be
disabled through the function connector. The connector properties can be
configured as soft connector, hard connector, soft-hard series, soft-hard
parallel, and the default is soft-hard parallel.
For busbar side CT, when dead zone fault occurs, IED trips all breakers on
the busbar where the fault bay is located. Trip logic is shown as below:
TrIp
Busbar
IFAULT
Example:
CB open position
CB close position
Interal trip
Busbar
IFAULT
Line
Line 2 Line N
1
Trip
装置
Example:
CB open position
CB close position
222
Chapter 20 Dead zone protection (50DZ)
Figure 80 The input and output signals of dead zone protection function diagram
Table 150 Parameter description
Input:
Input:
SinInitDZ Internal startup dead zone signal
BIBlk BI blocking
DZ Output:
Input:
ENA_Function "LVSide1DZConn",the corresponding hard
Ena_LV1DZ
connector is Ena_LV1DZ_5
3 Detailed description
3.1 Protection principle
When dead zone protection function is enabled (En=1) and binary input
blocking is disabled, if "DZProtOn"=1, then the corresponding dead zone
protection is enabled.
223
Chapter 20 Dead zone protection (50DZ)
224
Chapter 20 Dead zone protection (50DZ)
&
“DZChk3I0/I2”=0
Ia>“DZCurrSet”
Ib>“DZCurrSet”
& ≥1
≥1 &
Ic>“DZCurrSet”
3I0>“DZ3I0Set”
3I2>“DZI2Set”
“DZChk3I0/I2”=1
“DZChk3I0/I2”=0
&
Ib>“DZCurrSet”
Ic>“DZCurrSet”
& ≥1 ≥1
≥1 & Dead zone current
Ia>“DZCurrSet” condition satisfied
3I0>“DZ3I0Set”
3I2>“DZI2Set”
“DZChk3I0/I2”=1
“DZChk3I0/I2”=0 &
Ic>“DZCurrSet”
Ib>“DZCurrSet”
& ≥1
≥1 &
Ia>“DZCurrSet”
3I0>“DZ3I0Set”
3I2>“DZI2Set”
“DZChk3I0/I2”=1
BI blocking
≥1
Protection trip initiate dead zone
&
“DZProtOn”=1
T:“DZTripTime”
T_BIErr:“BIErrTime”
225
Chapter 20 Dead zone protection (50DZ)
2. LVSideDZ1Prot3I0Set 0.05In~40 In 40 A
3. LVSideDZ1ProtI2Set 0.05In~40 In 40 A
4. LVSideDZ1Time 0~100 100 s
2. LVSide1DZ1Chk3I0/I2 1/0 0
226
Chapter 21 Stub protection (50STUB)
227
Chapter 21 Stub protection (50STUB)
1 Overview
The stub protection protects the zone between the CTs and the
dis-connectors. The stub protection is enabled when the open position of
the dis-connector is informed to the IED through connected binary input.
The function has 2 stages of definite time at high voltage and medium
voltage side separately.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
Figure 82 The input and output signals of stub protection function diagram
Table 155 Parameter description
Input:
BIConfig
STUB_Enable Isolation position signal input
Input:
BIBlk BI blocking
Output:
Input:
ENA_Function “HVSideStubConn” : Ena_HVSTUB , the
Ena_*STUB
corresponding hard connector is Ena_HVSTUB_5
228
Chapter 21 Stub protection (50STUB)
3 Detailed description
3.1 Protection principle
The stub protection is an overcurrent protection which is only in service if
the status of the line disconnector indicates the open condition. Stub
protection is disabled while the disconnector is at the close position. The
stub protection stage provides one definite time stage with settable delay
time. This protection function can be enabled or disabled via the logic
switch. Corresponding current setting value can be inserted in setting.
When the current is greater than the setting value and the time delay is
over, the IED sends out "StubTrip". LED and protection trip can be
configured by AESP.
Ia>“StubCurrSet”
≥1
Ib>“StubCurrSet”
Ic>“StubCurrSet”
&
Isolator in the open position T
Stub protection trip
BI blocking
“StubOn”=1
StubProtFcnOn=1
T:“StubTime”
CB1
STUB-Bus
CT1 Overcurrent fault
Line1
Switch1
CB3
CT3
Line2
Switch2
CT2
CB2
Bus line B
229
Chapter 21 Stub protection (50STUB)
5. HVSideStubRstTime 0~100 40 s
2. HVSideStubStage2On 0/1 0
3. MVSideStubStage2ProtTime 0.05In~40 In 40 A
5. MVSideStubRstTime 0~100 40 s
2. MVSideStubStage2On 0/1 0
1. HVSideStubStage1Trip /
2. HVSideStubStage1PhATrip /
3. HVSideStubStage1PhBTrip /
4. HVSideStubStage1PhCTrip /
230
Chapter 21 Stub protection (50STUB)
5. HVSideStubStage2Trip /
6. HVSideStubStage2PhATrip /
7. HVSideStubStage2PhBTrip /
8. HVSideStubStage2PhCTrip /
9. MVSideStubStage1Trip /
10. MVSideStubStage1PhATrip /
11. MVSideStubStage1PhBTrip /
12. MVSideStubStage1PhCTrip /
13. MVSideStubStage2Trip /
14. MVSideStubStage2PhATrip /
15. MVSideStubStage2PhBTrip /
16. MVSideStubStage2PhCTrip /
231
Chapter 22 Pole discrepancy protection (62PD)
233
Chapter 22 Pole discrepancy protection (62PD)
1 Overview
Under normal operating condition, all three poles of the circuit breaker
must be closed or open at the same time. The split phase operating circuit
breakers can be in different positions (close-open) due to electrical or
mechanical failures. This can cause negative and zero sequence currents
which gives thermal stress on rotating machines and can cause unwanted
operation of zero sequence or negative sequence current functions.
Single pole opening of the circuit breaker is permitted only in the short
period related to single pole dead times, otherwise the breaker is tripped
three pole to resolve the problem. If the problem still remains, the remote
end can be intertripped via circuit breaker failure protection function to
clear the unsymmetrical load situation.
The pole discrepancy function operates based on information from
auxiliary contacts of the circuit breaker for the three phases with additional
criteria from unsymmetrical phase current.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
Pole_Discrepancy Protection
1 1
CBOpenA Start
2 2
CBOpenB Operation
3
CBOpenC
4
BIBLK
5
Ena_LV1PD
Figure 85 Pole discrepancy protection function input and output signals diagram
Table 162 Parameter description
Input:
Input:
PD BIBlk BI blocking
Output:
234
Chapter 22 Pole discrepancy protection (62PD)
ENA_Function Input:
“LVSide1PDConn”,the corresponding hard
Ena_LV1PD
connector is Ena_LV1PD_5
3 Detailed description
3.1 Protection principle
The CB position signals are connected to IED via binary input in order to
monitor the CB status. Poles discordance condition is established when
logic switch of three-pole discrepancy is enabled, and at least one pole is
open and at the same time not all three poles are closed. The auxiliary
contact of the circuit breaker is inspected by the corresponding phase
current. When the auxiliary contact signal of the breaker is indicated as a
division, the current is in phase, and after the 5S, the device alarm is made
of "PDProtTripPosnErr". LED and protection trip can be configured by
AESP.
In addition, criterion for zero sequence current and negative sequence
current can be enabled or disabled through logic switch under this function.
Pole discrepancy can be detected when current is not flowing through all
three poles. When current is flowing through all three poles, all three poles
must be closed even if the breaker auxiliary contacts indicate a different
status.
235
Chapter 22 Pole discrepancy protection (62PD)
Ia > 0.06In
Ib > 0.06In
Ic > 0.06In
&
5s
PDProtFcnOn=1 3 phase PD trip abnormal
Circuit breaker trip positionA
&
Circuit breaker trip positionB
&
Ia < 0.06In T_PD 3 phase PD
protection trip
Ib < 0.06In
Ic < 0.06In
&
≥1
“PDChk3I0/3I2”=1
PDProtFcnOn=1
3I2Set:“PD3I2Set”
3I0Set:“PD3I0Set”
T_PD:“PDTripTime”
2. LVSide1PDI2Set 0.05In~40In 40 A
3. LVSide1PDTripTime 0~60 10 s
236
Chapter 22 Pole discrepancy protection (62PD)
Table 164 Three-phase unbalanced protection logic switch of low voltage side 1
Set Default
Number Logic switch name Remark
mode value
1. LVSide1PDOn 0/1 0
1-check zero or negative
0/1 0 sequence current
2. LVSide1PDChk3I0/I2
0-not check zero or negative
sequence current
237
Chapter 23 Overexcitation protection(24)
239
Chapter 23 Overexcitation protection(24)
1 Overview
The overexcitation protection is used to detect impermissible
overexcitation conditions which can endanger power transformers. The
saturation of the iron core and large eddy current losses led by the
situation that the transformer flux exceeds the related values can cause
impermissible temperature rise in transformer core.
This protection function has the following characteristics:
1) The alarm or trip of the three stages of definite time can be selected
respectively, the alarm or trip of one stage of inverse time can be
selected respectively;
2) High/Medium/Low voltage channel can be selected;
3) Phase voltage and line voltage is available;
4) When the voltage connector of local side is disabled, the
overexcitation protection is disabled.
5) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 87 The input and output signals of overexcitation protection function diagram
Table 167 Parameter description
Input:
BIBlk BI blocking
Output:
240
Chapter 23 Overexcitation protection(24)
3 Detailed description
3.1 Protection principle
When the voltage connector of local side is disabled, the overexcitation
protection is disabled.
Overexcitation will occur when the load uncouples from system and
voltage regulator can't control the increase of voltage promptly. Similarly,
the overexcitation condition may occur as result of a decrease in frequency,
e.g. isolated system. To protect the power transformer in such conditions,
the overexcitation protection function should start operating when the flux
exceeds the permissible limit value of transformer core. The ratio of
overexcitation protection function measures the voltage to frequency (U/f)
is proportional to the flux density B in transformer core, comparing to the
rated flux density BN. The decision is then made based on the calculated
ratio as is shown in below equation.
B U f
N
BN U N f N
Where N is the ratio between the voltage and the frequency calculated by
the device.
U and f are the measured voltage and frequency
UN and fN are the rated voltage and frequency of the device.
While the rated frequency is fixed to 50Hz or 60Hz in software, device is
informed about rated voltage by setting “ReferenceVolt” which
corresponds to nominal phase-neutral voltage of the protected transformer
when is transferred to secondary value, using the turn ratio of voltage
transformer. Thus, the use of the overexcitation protection presumes that
measured voltage is connected to the device. Calculation of voltage/hertz
ratio above is performed based on the maximum voltage of the three
phase-neutral or phase-phase voltages. Logic switch “OEUsePEVolt”
determines that overexcitation protection should use phase-to-phase
voltage or phase-to-earth voltage.
241
Chapter 23 Overexcitation protection(24)
242
Chapter 23 Overexcitation protection(24)
u/f
V/F(T14)
V/F( T13)
V/F( T12)
V/F( T11)
V/F( T10)
V/F( T9)
V/F( T8)
V/F( T7)
V/F( T6)
V/F( T5)
V/F( T4)
V/F( T3)
V/F( T2)
V/F(T1)
243
Chapter 23 Overexcitation protection(24)
Setting Default
Number Range Unit Description
value
Voltage frequency
T1 time,
1. InvTimeOEStage1Time 0.1~9999 10 s
Set the value to
9999 and T1 exits.
Voltage frequency
T2 time,
2. InvTimeOEStage2Time 0.1~9999 10 s Set the value to
9999 and T1- T2
exits.
Voltage frequency
T3 time,
3. InvTimeOEStage3Time 0.1~9999 10 s Set the value to
9999 and T1- T3
exits.
Voltage frequency
T4 time,
4. InvTimeOEStage4Time 0.1~9999 10 s Set the value to
9999 and T1- T4
exits.
Voltage frequency
T5 time,
5. InvTimeOEStage5Time 0.1~9999 10 s Set the value to
9999 and T1- T5
exits.
Voltage frequency
6. InvTimeOEStage6Time 0.1~9999 10 s
T6 time
Voltage frequency
7. InvTimeOEStage7Time 0.1~9999 10 s
T7 time
Voltage frequency
8. InvTimeOEStage8Time 0.1~9999 10 s
T8 time
Voltage frequency
9. InvTimeOEStage9Time 0.1~9999 10 s
T9 time
Voltage frequency
10. InvTimeOEStage10Time 0.1~9999 10 s
T10 time
Voltage frequency
11. InvTimeOEStage11Time 0.1~9999 10 s
T11 time
Voltage frequency
12. InvTimeOEStage12Time 0.1~9999 10 s
T12 time
Voltage frequency
13. InvTimeOEStage13Time 0.1~9999 10 s
T13 time
Voltage frequency
14. InvTimeOEStage14Time 0.1~9999 10 s
T14 time
15. InvTimeOERstTime 0.00~100.00 0.04 s
Cooling time of
16. OECoolingTime 0.1~9999 25 s
overexcitation
17. DefTimeOEStage1TripSet 1~1.5 1.1
244
Chapter 23 Overexcitation protection(24)
Default
Number Setting Range Unit Description
value
21. DefTimeOEStage3TripSet 1~1.5 1.1
1-phase-to-earth voltage;
9. OEUsePEVolt 1/0 0
0-phase-to-phase voltage
245
Chapter 23 Overexcitation protection(24)
246
Chapter 24 Underfrequency protection (81UF)
Chapter 24 Underfrequency
Protection (81UF)
247
Chapter 24 Underfrequency protection (81UF)
1 Overview
Underfrequency protection is used to monitor whether the network is
normal by detecting the frequency. When the frequency is lower than the
underfrequency protection setting value and meet other conditions, the
underfrequency protection trips to remove the specified load.
The main features of underfrequency protection are as follows:
1) Undervoltage blocking
2) Frequency changing rate(df/dt) blocking;
3) Circuit breaker position check and loaded current blocking;
4) VT secondary circuit failure blocking.
5) Underfrequency protection configuring 1 stage protection, can be
enabled or disabled respectively.
6) When the voltage connector of local side is disabled, the load
shedding protection is disabled.
7) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Input:
BIBlk BI blocking
Output:
Input:
ENA_Function "GenlUFProtConn",the corresponding hard
Ena_UF
connector is Ena_UF_5
248
Chapter 24 Underfrequency protection (81UF)
Input:
Ena_HVoltage "HVSideVoltConn",the hard connector is
Ena_HVoltage
Ena_HVoltage_5
3 Detailed description
3.1 Protection principle
3.1.1 Protection function introduction
When the voltage connector of local side is disabled, the load shedding
protection is disabled.
The principle of underfrequency and load shedding protection is "shed in
the line of interval". Specifically, the principle means that each interval will
be configured with underfrequency load shedding protection rather than
the incoming line interval will be configured with underfrequency load
shedding protection and send off tripping command through outlet line
interval. Then, every interval can be set with appropriate frequency
settings to start protection and with appropriate time settings to trip
protection. Trip frequency of underfrequency load shedding protection can
be tested by input three-phase voltage or single-phase voltage. Take
underfrequency load shedding stage 1 as example, as the measured
frequency is lower than settings "UFLSStage1FreqSet", the timing
component will start working; however, as it delays to the definite time
"UFLSStage1Time", the IED will send out a command "UFStage1Trip".
LED and protection trip can be configured by AESP.
As the trip frequency of underfrequency load shedding protection is
calculated by measuring voltage, underfrequency load shedding protection
will be blocked with meeting the following requirement.
1) When three-phase voltage is connected, the lowest line voltage is
lower than settings, "LoadShedVoltBlkSet".
2) The device detects VT disconnection or the device will detect
high-level from VT disconnection;
3) When "UFLSChkCurrOn ", check current meets the blocking condition.
Loaded current is lower than settings, "LoadShedVoltBlkSet". As
voltage transformer is configured at the side of power supply, it is
useful to detect current setting. As the circuit is blocking,
"LoadShedVoltBlkSet" refers to as the smallest loaded current.
4) Circuit breaker is at open position. If it is in the same case, as voltage
transformer is configured at the side of power supply, it is useful to
detect current setting. Meanwhile, although the frequency is lower
than the underfrequency load shedding setting, the protection will not
send off trip command.
5) The frequency changing rate (Δf/Δt) succeeds setting value
"Df/dtBlkSet".
249
Chapter 24 Underfrequency protection (81UF)
“HVSideVoltConn”=1
&
“UFOn”=1
frequency<“UFFreqSet”
frequency<54Hz
&
or frequency>66Hz
System frequency=60Hz ≥1
frequency<45Hz
&
or frequency>55Hz
System frequency=50Hz
VT failure blocking
≥1
switch trip position
BI blocking
&
max(Ia,Ib,Ic)< ≥1 T1 Underfrequency
&
“LoadShedCurrBlkSet” protection trip
“UFLSChkCurrOn”=1
min(Uab,Ubc,Uca)<
&
“LoadShedVoltBlkSet”
“3PhVoltConnect”=1 ≥1
“UFLSChkDf/dt”=1
T1:“UFTime”
250
Chapter 24 Underfrequency protection (81UF)
2. HVSideLoadShedCurrBlkSet 0.05In~10.0In 10 A
251
Chapter 25 Overfrequency protection (81OF)
253
Chapter 25 Overfrequency protection (81OF)
1 Overview
Overfrequency protection is used to monitor whether the network is normal
by detecting the frequency. When the frequency is higher than the
overfrequency protection setting value and meet other conditions, the
overfrequency protection trips to remove the specified load.
Main characteristics of overfrequency protection are as follow:
1) Undervoltage blocking;
2) VT secondary circuit failure blocking;
3) Overfrequency protection configuring 1 stage protection.
4) When the voltage connector of local side is disabled, the
overfrequency protection is disabled.
5) The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Figure 91 The input and output signals of overfrequency protection function diagram
Table 178 Parameter description
Input:
BIBlk BI blocking
OF Output:
Input:
ENA_Function "HVSideOFConn",the corresponding
Ena_OF
hard connector is Ena_OF_5
Input:
Ena_HVoltage "HVSideVoltConn",the hard connector is
Ena_HVoltage
Ena_HVoltage_5
254
Chapter 25 Overfrequency protection (81OF)
3 Detailed description
3.1 Protection principle
3.1.1 Protection function introduction
When the voltage connector of local side is disabled, the overfrequency
protection is disabled.
The device offers 1 stages of overfrequency protection. Function of each
stage will be enabled or disabled through corresponding logic switch with
logic switch of each stage. The overfrequency protection trip frequency
can be measured by the input three-phase voltage or single phase voltage.
Enable/Disable logic switch "3PhVoltAccess" to choose the input voltage
mode. Note that if the access voltage is a single-phase voltage, then the A
phase or B phase voltage is required to be accessed to measure the
system frequency. Similarly, if the access voltage is a single phase
phase-to-phase voltage, then it needs to access the phase-to-phase
voltage UAB. No matter what kind of voltage access, the measurement
frequency is obtained by the measurement of the voltage frequency. Take
overfrequency stage 1 as example, if the measured frequency is higher
than setting value "OFFreqSet", the timing component will start timing. As
time delay reaches "OFTime", trip command will be sent.
As the trip frequency of overfrequency protection is calculated by
measuring voltage, overfrequency protection will be blocked with meeting
the following requirement.
1) When three-phase voltage is connected, the lowest line voltage is
lower than settings, "LoadShedVoltBlkSet".
2) The device detects VT disconnection or the device will detect
high-level from VT disconnection.
255
Chapter 25 Overfrequency protection (81OF)
“HVSideVoltConn”=1
&
“OFOn”=1
frequency>“OFFreqSet”
frequency<54Hz
&
or frequency>66Hz
System frequency=60Hz ≥1
frequency<45Hz
&
or frequency>55Hz
System frequency=50Hz
VT failure blocking
&
≥1 ≥1 T1 Over frequency
Protection trip
3 phase trip
BI blocking
min(Uab,Ubc,Uca)<
“LoadShedVoltBlkSet” &
“3PhVoltConnect”=1
T1:“OFTime”
Setting
Number Logic switch name Default value Remark
Mode
1. HVSideOFOn 1/0 0
256
Chapter 25 Overfrequency protection (81OF)
257
Chapter 26 Non-electric protection
259
Chapter 26 Non-electric protection
1 Overview
Non-electric protection supports eight groups of consumer non-electric
tripping.
Figure 93 The input and output signals of non-electric protection function diagram
Table 184 Parameter description
Input:
BI Non electric BI
ExtBI Output:
3 Detailed description
3.1 Protection principle
External BI stay time reaches non-electric time setting, protection will trip.
LED and protection trip can be configured by AESP.
“NonElectricGrp1On”=1 &
T1
Non-electric 1 protectin trip
Non-electric 1 BI
T1:“NonElectric1Time”
260
Chapter 26 Non-electric protection
Default
Number Setting name Range Unit Remark
value
5. NonElectric5Time 0~100 100 s
2. NonElectric2On 1/0 0
3. NonElectric3On 1/0 0
4. NonElectric4On 1/0 0
5. NonElectric5On 1/0 0
6. NonElectric6On 1/0 0
7. NonElectric7On 1/0 0
8. NonElectric8On 1/0 0
261
Chapter 27 Side differential protection
263
Chapter 27 Side differential protection
1 Overview
The side differential protection took side winding and its lead wire of
transformer as the protection scope. Side differential can be applied to
autotransformer or ends of ordinary split phase transformer high voltage
side winding.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
DiffSideTripBO
1 1
Ena_DiffSide PerDiffSideATrip
2
PerDiffSideBTrip
3
PerDiffSideCTrip
4
ComWindingCT_Fail
5
DiffSide_Alarm
Figure 95 The input and output signals of side differential protection function diagram
Table 188 Parameter description
Input:
ENA_Function "DiffSideConn",the corresponding hard connector is
Ena_DiffSide
Ena_DiffSide_5
Output:
PerDiffSideATrip Phase A trip of side differential
3 Detailed description
The side differential protection is not affected by inrush current, over
excitation and transformer voltage adjustment. It can be applied to
autotransformer, the high voltage side, medium voltage side and common
widing current are connected to the IED to form the side differential
protection. It can also be used for high voltage side of ordinary split phase
transformer. The head end and tail end current of high side are connected
to the IED to form the side differential protection. When applied to the high
voltage side of ordinary split phase transformer, the tail end current should
264
Chapter 27 Side differential protection
IH HV
MV
IM
ComWinding
ICom
CSC-326
IHa IComa
A
IHb IComb
B
IHc IComc
C
CSC-326
265
Chapter 27 Side differential protection
𝐼𝑑𝑖𝑓𝑓 = ∑ 𝐼𝑖̇
{
𝑖=1
𝐼𝑟𝑒𝑠 = max{|𝐼𝑖̇ |}
Where: ∑𝑁 ̇
𝑖=1 𝐼𝑖 is sum of all side pahse currents of high, medium and
common winding. max{|𝐼𝑖̇ |} is maxium phase current in all sides. Each
side currents are converted by correction coefficient. When applied to the
high voltage side of split phase transformer, the medium voltage side
currents are not included in the calculation of differential current idiff and
break current Ires.
Idiff and Ires are compared by the side differential protection with a
dual-slope operating characteristic defined by below equation and shown
in below figure.
I diff S1I res I D I res I R1
I diff S 2 ( I res I R1 ) S1 I R1 I D I R1 I res I R 2
I diff S3 ( I res I R 2 ) S 2 ( I R 2 I R1 ) S1 I R1 I D I R 2 I res
266
Chapter 27 Side differential protection
I
differ
ential
Differential
Slope3
Trip area
current
Slope2 restraint
Slope1
area I
Differential restra
int
startup setting
I restraint point1 I restraint point2 Restraint current
SideDiffProtFcnOn
&
“SideDiffOn”=1
Phase A
& Phase A trip of
I diff A , I rest A side differential
ID
>
Phase B
I diff B , I rest B
ID
>
Phase B trip of
&
side differential
Phase C
I diff C , I rest C
ID
>
Phase C trip of
&
side differential
“ CTFailBlkSideDiff”=1
&
CTFail
267
Chapter 27 Side differential protection
𝑛𝐶𝑇−𝐶𝑜𝑚
𝐾𝐶𝑇−𝐶𝑜𝑚 =
𝑛𝐶𝑇−𝐻𝑉
268
Chapter 27 Side differential protection
“SideDiffCTFailDetectOn”=1
IDiffSet“SideDiffStartupSet”
Where:
Iφ2 is the secondary harmonic of current on each side;
Iφ3 is the third harmonic of current on each side;
Khar is the setting of comprehensive harmonic ratio, and the fixed setting
of software.
If the second and 3rd harmonic contents of any phase current are more
269
Chapter 27 Side differential protection
than Khar, then CT satisfies the above formulas and it is saturated. Usually
before the CT saturation status. there is a short time period in which CT
still works in its linear characteristic. By very fast CT saturation detection of
IED, it needs only 4ms before any CT saturation happening to detect the
fault which is internal or external fault. x In order to distinguish saturation
caused by internal faults and external faults effectively, percent differential
protection based on sample values is used. If CT saturation is induced by
external fault, differential protection will be blocked. However if CT
saturation is induced by internal fault, differential protection will send its trip
signal.
The typical saturation figure of phase A CT saturation is shown in below
figure.
SideDiffProtFcnOn=1
“SideDiffOn”=1
Idiff_A>ID.alarm
Current overlimit
Idiff_B>ID.alarm ≥1 & 5s alarm of side
differential
Idiff_C>ID.alarm
270
Chapter 27 Side differential protection
271
Chapter 27 Side differential protection
272
Chapter 28 Secondary circuit supervision
273
Chapter 28 Secondary circuit supervision
1 Overview
When the secondary circuit of the voltage transformer is broken or short
circuit, the measured voltage is zero by the protections based on the
undervoltage criterion and this can cause the mis-operation of IED. VT
failure check provides voltage monitoring for such protections. VT
monitoring is used to monitor the voltage transformer circuit, single-phase
VT failure, two-phase VT failure and three-phase VT failure. Main
characteristics is as follows:
1) Symmetry/ asymmetry (asymmetric) VT failure;
2) Three-phase AC voltage miniature transformer failure monitoring;
3) It is used in grounding system, non-direct grounding system and
ungrounded system;
4) When the voltage connector of local side is disabled, the VT failure
function of local side is disabled.
Figure 103 VT failure check function input and output signal diagram
Table 193 Parameter description
Input:
BIConfig
V3P_BI Three-phase VT failure BI
Output:
Input:
"HVSideVoltConn": Ena_HVoltage,the corresponding
hard connector is Ena_HVoltage_5
"MVSideVoltConn": Ena_MVoltage,the corresponding
ENA_*Voltage hard connector is Ena_MVoltage_5
Ena_*Voltage
"LVSide1VoltConn",the corresponding hard connector is
Ena_L1Voltage_5
"LVSide2VoltConn": Ena_L2Voltage, the corresponding
hard connector is Ena_L2Voltage_5
274
Chapter 28 Secondary circuit supervision
3 Detailed description
3.1 Protection principle
3.1.1. Protection function introduction
When the voltage connector of local side is disabled, the VT failure
function of local side is disabled
VT failure function can be enabled or disable by setting the logic switch
“VTFailOn”, when the logic switch is set as 1, VT failure protection is
enabled, it can be used to detect single-phase, two-phase and
three-phase VT failure.
There are three main criteria for detecting VT failure, which are the check
of the three phase failure, the check of the asymmetric failure of the
grounding system, and the check of the asymmetry of the non-direct
grounding system. The prerequisite is that the protection device starting
component does not start and the zero sequence current and negative
sequence current are less than "VTFail3I03I2Set" Specifically as follows:
1) Three-phase (symmetry) VT failure: when the secondary side
three-phase of VT failure occurs, if the stating component does not
start, then the maximum of compounded zero sequence voltage
3U0 and three-phase phase-to-earth voltage are both less than
"VTFailPEVoltSet" and the maximum of three-phase current
exceeds "VTFailCurrSet".
2) Single-phase/ two-phase (asymmetric) VT failure
a) When the secondary side single-phase or two-phase of VT failure
occurs, if the system is directly grounded and the stating
component does not start, then the maximum of compounded
zero sequence voltage 3U0 exceeds "VTFailPEVoltSet".
b) When the secondary side single-phase or two-phase of VT failure
occurs, if the system is not directly grounded and the stating
component does not start, then then compounded zero sequence
voltage 3U0 exceeds "VTFailPEVoltSet" and the difference
between the maximum and minimum of voltage exceeds
"VTFailPPVoltSet".
In addition, when the device detects V3P_BI, then it is judged as
"3PhVTFail". If the device detects V3P_BI and the voltage exceeds
"VTFailPEVoltSet", it is judged as abnormal BI signal.
After "VTFailAlarm" or "VTFailBIErrAlarm" are issued, LED and protection
trip can be configured by AESP.
3.1.2. Logic diagram
If the secondary circuit failure of VT is detected, the protection based on
the standard of direction or undervoltage will be blocked and it will send off
the report "VTFailAlarm" through the delay of "VTFailDelayAlarm". When
one of the following conditions is met within the delay of
"VTFailAlarmTime" (that is, before sending off the report "VTFailAlarm"),
VT failure blocking opens.
1) While the protection does not start, the minimum phase-to-phase
voltage exceeds "VTFailNormalVolt" with 500ms delay.
275
Chapter 28 Secondary circuit supervision
Calculated3U0<
“VTFailPEVoltSet”
“NutrPointEarth”=1 & ≥1
Calculated3U0>=
“VTFailPEVoltSet”
“NutrPointEarth”=0 &
Max(PPVoltage)-Min(PPVoltage)>
“VTFailPPVoltSet”
&
Current type ≥1
protection start-up &
InstantVTFailure=1
3PhaseVTFailureBI
VTFailureFunctionOn
“VTFailOn”=1
“VTFailOn”=0
&
Calculated3I0>“VTFail3I0/3I2Set” ≥1 &
≥1
InstantVTFailure=0
3I2>“VTFail3I0/3I2Set”
min(Ua,Ub,Uc)>“VTFailNormalVolt”
&
VTFailureAlarm=1
&
&
T
T
InstantVTFailure=1 VTFailureAlarm=1
T1
VTFailBlk=1
T:“VTFailAlarmTime”
T1:“VTFailBlkTime”
3 phase VT failure BI
T_Err:“VTFailBIErrTime”
276
Chapter 28 Secondary circuit supervision
2. HVSideNutrPointEarth 1/0 0
2. MVSideNutrPointEarth 1/0 0
277
Chapter 28 Secondary circuit supervision
2. LVSide1NutrPointEarth 1/0 0
2. LVSide2NutrPointEarth 1/0 0
278
Chapter 28 Secondary circuit supervision
279
Chapter 29 Gap protection
281
Chapter 29 Gap protection
1 Overview
Gap protection is a backup protection for single-phase grounding fault
when the neutral point of a non fully insulated transformer is grounded by
discharge gap.
The protective function can be disabled through the function connector.
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and the default is soft-hard
parallel.
Figure 106 The input and output signals of gap protection diagram
Table 204 Parameter description of input and output
Input:
Output:
Start IED startup
Gap
bOperationI1 GapOCTime1Trip
bOperationI2 GapOCTime2Trip
bOperationU1 GapOVTime1Trip
bOperationU2 GapOVTime2Trip
Input:
"HVSideGapConn": Ena_HVGap, the corresponding
ENA_Function hard connector is Ena_HVGap_5
Ena_*Gap
"MVSideGapConn":Ena_MVGap, the corresponding
hard connector is Ena_MVGap_5
Input:
"HVSideVoltConn":Ena_HVoltage,the corresponding
ENA_*Voltage hard connector is Ena_HVoltage_5
Ena_*Voltage
"MVSideVoltConn":Ena_MVoltage,the corresponding
hard connector is Ena_MVoltage_5
282
Chapter 29 Gap protection
3 Detailed description
3.1 Protection principle
Gap protection includes zero sequence voltage protection and gap
overcurrent protection.
Zero sequence voltage protection trip voltage can be selected as external
or calculated by logic switch. When it is calculated, it is blocked by VT
failure or disabling voltage connector.
The trip current of gap overcurrent protection is taken from the gap zero
sequence CT current of the transformer earthing circuit through the gap,
and forms “OrLogic” time trip together with the zero sequence voltage.
The logic diagram of gap protection trip is shown in.
GapProtFcnOn=1
Calculated3U0>“GapOVSet”
≥1 &
VT failure
&
the voltage connector of local side=0
≥1
3U0Component Trip
“GapCalc3U0”=1
&
Calculated3U0> “GapOVSet”
“GapOVOn”=1
&
T_JXU0 Gap overvoltage
protection trip
3U0Component Trip
≥1
&
T_JXI0 Gap overcurrent
protection trip
Gap current>ISet_Gap
“GapOCOn”=1
Iset_JX:“GapOCSet”
T_JXU0:“GapOVTime”
T_JXI0:“GapOCTime”
283
Chapter 29 Gap protection
284
Chapter 29 Gap protection
6. MVSideGapOCTime2Trip
7. MVSideGapOVTime1Trip
8. MVSideGapOVTime2Trip
285
Chapter 30 Overload protection
287
Chapter 30 Overload protection
1 Overview
Overload protection, start fan protection and blocking voltage adjustment
protection. The protective function can be disabled through the function
connector. The connector properties can be configured as soft connector,
hard connector, soft-hard series, soft-hard parallel, and the default is
soft-hard parallel.
Input:
Input:
Ena_HVStartF "HVStartFanConn", the corresponding hard connector is
an Ena_HVStartFan_5
Ena_HVBlkVol "HVBlkVoltAdjConn", the corresponding hard connector is
tAdj Ena_HVBlkVoltAdj_5
"HVSideOLConn": Ena_HVOL, the corresponding hard
connector is Ena_HVOL_5
ENA_Function "MVSideOLConn": Ena_MVOL, the corresponding hard
connector is Ena_MVOL_5
"LVSide1OLConn": Ena_LV1OL, the corresponding hard
Ena_*OL
connector is Ena_LV1OL_5
"LVSide2OLConn": Ena_LV2OL, the corresponding hard
connector is Ena_LV2OL_5
"LVSide3OLConn": Ena_LV3OL, the corresponding hard
connector is Ena_LV3OL_5
288
Chapter 30 Overload protection
3 Detailed description
3.1 Protection principle
The device is equipped with overload protection, delayed action on signal,
and overload protection to detect three-phase current.
In addition, user-defined protection is provided with overload start fan
protection and blocking voltage adjustment protection, and the
three-phase current of the high voltage side can be detected, and the
setting value can be set.
Overload alarm trip logic diagram is shown below:
Ia>“OLCurrSet”
≥1
&
Ib>“OLCurrSet” T
Overload
Ic>“OLCurrSet”
“OLOn”=1
OLProtFcnOn=1
T:“OLTime”
Ic>“StartFanCurrSet”
“StartFanOn”=1
StartFanProtFcnOn=1
T:“StartFanTime”
“BlkVoltAdjOn”=1
BlkVoltAdjProtFcnOn=1
T:“eBlkVoltAdjTime”
289
Chapter 30 Overload protection
290
Chapter 30 Overload protection
3. HVSideStartFanStage2CurrSet 0.05In~40In 40 A
Table 222 Start fan protection logic switch of high voltage side
Set Default
Number Logic switch name Remark
mode value
1. HVStartFanStage1On 1/0 1 1-On, 0-Off
Table 223 Blocking voltage adjustment protection setting of high voltage side
Default
Number Setting name Range Unit Remark
value
1. HVSideBlkVoltAdjCurrSet 0.05In~40In 40 A
Table 224 Blocking voltage adjustment logic switch of high voltage side
Setting
Number Logic switch name Default value Remark
Mode
1. HVSideBlkVoltAdjOn 1/0 1
291
Chapter 30 Overload protection
Alarm report:
1. HVSideOL /
2. MVSideOL /
3. LVSide1OL /
4. LVSide2OL
5. LVSide3OL
6. HVSideStartFan1 /
7. HVSideStartFan2 /
8. BlkVoltAdj /
292
Chapter 31 User-defined function
293
Chapter 31 User-defined function
1 Overview
The binary input and output, report, LED of device can be defined
secondly in accordance with demands. According to the actual situation of
the project, the user can user-definedize the logic. This chapter mainly
describes the function of the AESPStudio tool software which may be used
in engineering application to perform the user defined function and the
matters needing attention.
2 User-defined configuration
2.1 Open project
Click the file→open, in the open file dialog box, open the file named
aespro.
Configuration Description
item
Binary input Excitation changes from 0 to 1, and close position of binary input is defined
time 1 by time 1
Binary input Excitation changes from 1 to 0, and open position of binary input is defined
time 2 by time 2
Bay control
unit and
Configure "Prot", "BCU"
protection
property
294
Chapter 31 User-defined function
Note: when setting waveform record, if "DFR" is configured, then the BI will
be in the waveform recording; if "RisingEdgeTrigger" is configured, when
the BI changes from 0 into 1, the waveform record will be generated; if
"FallingEdgeTrigger" is configured, when the BI changes from 1 into 0, the
waveform record will be generated. The generated waveform record file
will be saved into the list of startup waveform records.
The work voltage can only be configured within ranges defined by this
module unit. Hardware board contains high power voltage level and low
power voltage level, respectively marked with the work voltage of DC
"110V", "125V", "220V", "250V" and "24V", "48V".
The time sequence explanation of "BITime1" and "BITime2" is shown as
below.
Excitation
Binary input
295
Chapter 31 User-defined function
Configuration Description
item
Holding time Excitation returns and BO also returns experiencing retention time.
Excitation
Reset
Relay
Excitation
Relay
296
Chapter 31 User-defined function
Light configuration.
297
Chapter 31 User-defined function
Light configuration.
Flashing The LED is flashing or constant on, n represents the flash frequency
is n*50ms; when it is 0 or 1, the LED is always on.
As CPU and other redundant CPU all send out lighting commands, the
LED configured with "Redundancy" can be enlightened. If LED doesn't
have redundancy property, "Redundancy" property cannot be set.
298
Chapter 31 User-defined function
device and external manifestations of action include the opening and the
lights, etc., through the configuration to achieve the definition.
“H” refers to the valid high power level ,”L” is valid low power level.
299
Chapter 31 User-defined function
300
Chapter 31 User-defined function
301
Chapter 31 User-defined function
302
Chapter 31 User-defined function
303
Chapter 32 Control function
305
Chapter 32 Control function
1 CB/Isolator control
1.1 Introduction
The CB/Isolator control function is used to control the opening and closing
operation of the circuit breaker or the isolator or the earthswitch, and the
control objects can be added according to the different bay requirement.
CB/Isolator Control
1 1
OpenPermit OpenBO
2 2
ClosePermit CloseBO
3
BIState
Figure 124 The diagram of input and output signals of CB/Isolator control function
The input signals are on the left side and the output signals are on the
right.
Table 232 Parameter description
Function Logo Description
Input:
OpenPermit Open permission of object
ClosePermit Close permission of object
CB/Isolator Control BIState Binary input state of double position
Output:
OpenBO Open command
CloseBO Close command
306
Chapter 32 Control function
2 Direct control
2.1 Introduction
Direct control can be used for directly controlled objects, such as
intermediate relay reset or any free output command without pre-selection.
Direct Control
1
OpenBO
2
CloseBO
Figure 125 The diagram of input and output signals of direct control function
The input signals are on the left side and the output signals are on the
right.
Table 233 Parameter description
Output:
Direct Control OpenBO Open command
CloseBO Close command
3 Tap control
3.1 Overview
The tap control is used to control the tap position of the transformer to
perform the operation of rise, low and stop.
307
Chapter 32 Control function
Tap Control
1 1
Permit TapUpBO
2 2
ATap TapDnBO
3 3
BTap TapStopBO
4
CTap
Output:
4 Report list
Table 235 Report list
Operation report:
1. TelectrlObject /
2. TelectrlCmdSrc /
3. TelectrlResult /
4. TelectrlCmd /
5. TelectrlType /
6. FailReason /
308
Chapter 33 Substation communication
Chapter 33 Substation
communication
309
Chapter 33 Substation communication
1 Overview
Each IED provides communication port to communicate with one or more
substation system. IED supports following communication protocols:
1) IEC 61850-8-1 communication protocol
2) IEC 60870-5-103 communication protocol
3) DNP 3.0
4) MODBUS
2 Communication protocol
2.1 IEC 61850-8-1 communication protocol
Protocol IEC61850-8 allows two or more IED in one or more factories to
communicate and cooperate on the basis of their functions.
Standard IEC 61850-8-1 rules GOOSE (generic object of substation event).
By publishing and subscribing mechanism, GOOSE standardizes
communication state and control information between IEDs. That is to say,
if event is tested to happen, IED shall send information to devices which
have subscribed the event by multi cast.
3 Communication port
3.1 Front plate communication port
Front plates of all IEDs have a RJ45 communication port respectively. By
this port, users can use PC to operate Sifang debug software to connect
IED for setting, testing, configuring and so on.
310
Chapter 33 Substation communication
4 Technical parameter
Table 236 Front plate communication port
Items Data
No. 1
Connection mode Debugging RJ45 port for software
Communication rate 100Mbit/s
311
Chapter 33 Substation communication
Switch
Work Station 3
Gateway Switch
or
converter
312
Chapter 34 Man-machine interface (MMI) and operation
313
Chapter 34 Man-machine interface (MMI) and operation
1 Overview
The MMI is composed of liquid crystal display (LCD), LED, panel buttons
and panel Ethernet port. Users can view information, set parameters and
debug through MMI.
2 Function description
2.1 Liquid crystal display(LCD)
The LCD back light of HMI is blue, 9 lines can be displayed. When
operating Sifang key or IED issuing alarm or trip report, background blue
light automatically lights up. Soon after the latest trip or alarm, background
blue light dies out after 5 minutes of time setting.
CSC-326
314
Chapter 34 Man-machine interface (MMI) and operation
315
Chapter 34 Man-machine interface (MMI) and operation
Key Function
+
Page down
Logic switch shift from the present value to the opposite
value; namely "1" to "0", or "0" to "1"
Value minus 1
-
Page up
Logic switch shift from the present value to the opposite
value; namely "1" to "0", or "0" to "1"
F1
F4
Switching to remote operation mode, and earthing control
F2
shall be blocked.
Switching to earthing control mode, remote operation shall
be blocked.
It is used for locking and unlocking control key and
user-defined key so as to prevent mistakenly touching.
Breaker closes
Breaker opens
316
Chapter 34 Man-machine interface (MMI) and operation
type of IED,language settings, the following lists show the maximum menu
configuration; the value and language of related setting information and
various type of IED is on the basis of actual display.
Table 241 IED menu
317
Chapter 34 Man-machine interface (MMI) and operation
318
Chapter 34 Man-machine interface (MMI) and operation
319
Chapter 34 Man-machine interface (MMI) and operation
Click the key in the recycle main interface, the menu tree will be shown
in the MMI interface; click the key or to select menu items, when the
cursor stays in the corresponding menu item, if there is a symbol ""
behind this menu item, it can click the key or to enter the next menu; if
there is no signal "", it can click the key to enter the menu items.
SIFANG 2017-10-01 21:30:15
320
Chapter 34 Man-machine interface (MMI) and operation
BO 1/2
IEDFaultAlarm 0
RunningErrorAlarm 0
X9_BO3 0
X9_BO4 0
X8_BO1 0
X8_BO2 0
X8_BO3 0
X8_BO4 0
X8_BO5 0
321
Chapter 35 IED hardware
323
Chapter 35 IED hardware
1 Overview
1.1 IED structure
1.1.1 4U, 19 inch device
2
Height for IED crate is 4U and width is 19 2 inches. The whole is for
embedded installation with back-wiring mode.
324
Chapter 35 IED hardware
482.6 465.1±0.2
465.1 +0.3
450 0
4-?
6.5
+0.3
101.6
101.6
178 0
177
447.1
426.7
263
281.4
236.5
325
Chapter 35 IED hardware
326
Chapter 35 IED hardware
AC
b a
1 I1a_1' I1a
2 I1b_5' I1a_5'
3 I1b_1' I1b
4 I1c_1' I1c
5 I2a_5' I1c_5'
6 I2a_1' I2a
7 I2b_1' I2b
8 I2c_5' I2b_5'
9 I2c_1' I2c
10 Ua' Ua
11 Ub' Ub
12 Uc' Uc
327
Chapter 35 IED hardware
3 BI modules
3.1 Introduction
The binary input hardware of BI module includes two types of soldering: 1)
Strong power level, self-adapting 110V, 220V, 125V, 250V and 2) low
power voltage level, adaptive 24V and 48V. Work rated power source of
device BI is modified by configuration file before applying.
328
Chapter 35 IED hardware
BI
1 2 3 LED
c a
2 BI14 BI1
4 BI15 BI2
6 BI16 BI3
8 BI17 BI4
10 BI18 BI5
BINARY INPUT
12 BI19 BI6
14 BI20 BI7
16 BI21 BI8
18 BI22 BI9
20 BI23 BI10
22 BI24 BI11
24 BI25 BI12
26 BI26 BI13
28 COM2 COM1
30 BI28 BI27
32 COM4 COM3
Implementation
Items Data
standards
110V/125V/220V/250V DC
Rated voltage IEC 60255-1
24V/48V DC
Startup voltage IEC 60255-1 70%Ur, rated DC 24V/48V, 110V/125V/220V/250V;
Return voltage IEC 60255-1 55%Ur, rated DC 24V/48V, 110V/125V/220V/250V;
The maximum 286V, rated DC voltage 110V/125V/220V/250V;
IEC 60255-1
BI voltage 62V, rated DC voltage 24V/48V;
Power Maximum 0.5W/input, 110V DC
IEC 60255-1
consumption Maximum 1W/input, 220V DC
329
Chapter 35 IED hardware
4 BO modules
4.1 Introduction
Module provides certain of protection tripping and closing circuit breaker
control and realizes telecontrol opening or closing of isolator. Some
channels could be switched to normally open or closed contact.
BO16 can switch to normally open or normally closed contacts. J30 is normally open
when trip to A, and normally closed when trip to B.
330
Chapter 35 IED hardware
BO
1 2 3 LED
c a
2 BO1
4 BO2
6 BO3
8 BO4
10 BO5
BINARY OUTPUT
12 BO6
14 BO7
16 BO8
18 BO9
20 BO10
22 BO11
24 BO12
26 BO13
28 BO14
30 BO15
32 BO16
331
Chapter 35 IED hardware
5 BIO module
5.1 Overview
BIO module provides a certain of protection tripping and closing control so
as to realize telecontrol switching of the switch and isolator.
The BIO hardware of BI module includes two types of welding : 1) high
power voltage level, adaptive 110V, 220V, 125V, 250V and 2) low power
voltage level, adaptive 24V and 48V. Work rated power source of device
BI is modified by configuration file before applying.
Due to the different location of the slot, the BIO module can be set at
different address of board cards, and the address is set through the jumper
J6. Take the side away from single board as L side, the side near single
board as H side, from bottom to top is AD0, AD1, AD2, AD3.
Table 252 Definition of BIO module address
Slot
Jumper Control content Jumper settings
location
BIO1 J6 BIO1 address AD3~AD0 are short connected to the L side
AD3 and AD1 are short connected to the L
BIO2 J6 BIO2 address
side, AD0 is short connected to the H side
AD3, AD2, AD0 are short connected to the L
BIO3 J6 BIO3 address
side, AD1 is short connected to the H side
AD3, AD2 are short connected to the L side,
BIO4 J6 BIO4 address AD1 and AD0 are short connected to the H
side
Each BIO board has 6 BI and 12 BO. 6 BI are divided into 2 groups, and
each of 3 BI shares a common terminal.
12 BO are divided into 4 groups, and each group can be set as whether
through the starting through jumper, with total four groups of jumpers
J11~J14. The jumper inserting into 1, 2 pin represents through starting
relay outlet, inserting into 2, 3 pin represents not through starting relay
outlet.
Table 253 Description 1 for jumper of BIO module
BIO module address definition jumper Binary output 1 and 2 pin 2 and 3 pin
J11 BO1~ BO3 Start Without start
J12 BO4~ BO6 Start Without start
J13 BO7~ BO9 Start Without start
J14 BO10~ BO12 Start Without start
332
Chapter 35 IED hardware
BO12 can switch normally open or normally closed node by JP1 jumper ,
that is, jumper jumping to the NC side is the normally closed node, while
jumper jumping to the NO side is the normally open node.
Table 254 Description 2 for jumper of BIO module
Jumper Binary output NC NO
JP1 BO12 Normally closed node Normally open node
BIO
1 2 3
c a
2 BO1
4 BO2
6 BO3
BINARY OUTPUT
8 BO4
10 BO5
12 BO6
14 BO7
16 BO8
18 BO9
20 BO10
22 BO11
24 BO12
26 BI4 BI1
BINARY INPUT
28 BI5 BI2
30 BI6 BI3
32 COM2 COM1
333
Chapter 35 IED hardware
5A continuous,
Current carrying capacity IEC 60255-1
30A, 200ms On, 15s Off
IEC 60255-1
Authentication IEC 60255-23 UL/CSA, TŰV
IEC 61810-1
IEC 60255-1
Contact circuit resistance IEC 60255-23 30mΩ
IEC 61810-1
Contact insulation test IEC 60255-1
AC1000V 1min
(AC dielectric strength ) IEC 60255-27
Maximum temperature
IEC 60255-1 55℃
that operation allows
6 CPU module
6.1 Overview
CPU module is the core of the IED and responsible for running all
protection logic to carry out the hardware self-check and communication
with external devices such as MMI, PC, measurement, substation
automatic system, working station, RTU, printers and so on. Besides, CPU
module sends telemetry, telesignalisation, SOE, event report and recorded
wave to backstage, it provides time synchronization and communication
port.
CPU module provides multiple configuration for user's need. Differences
lie in quantities for Ethernet port, optical/electric port, time synchronization
mode, storage capacity and so on.
334
Chapter 35 IED hardware
CPU
1 2 3
4 5 6
ETH1
ETH2
ETH3
1
RS485-1A/PULSE-
2
RS485-1B/PULSE+
RS485-1GND 3
4
RS485-2A 5
RS485-2B 6
RS485-2GND 7
8
RS232-TXD 9
RS232-RXD 10
RS232-GND 11
335
Chapter 35 IED hardware
X0 CPU X2 CPU
1 2 3
1 2 3 4 5 6 LED
4 5 6 LED
ETH1
ETH2
ETH3
1 1 RS485-1A
RS485-1A/PULSE-
RS485-1B/PULSE+ 2 RS485-1B
2
RS485-1GND 3 RS485-1GND
3
4 4
5 5 RS485-2A
6 6 RS485-2B
7 7 RS485-2GND
8 8
9 9 RS232-TXD
10 10 RS232-RXD
11 11 RS232-GND
336
Chapter 35 IED hardware
Module Definition
05 \
06 \
07 \
08 \
09 \
10 \
11 \
Table 261 Definition of CPU2 of CSC-326-EBL module in serial communication terminal
Module Definition Remark
01 485-1A Serial port1
02 485-1B
03 485-1GND
04
05 485-2A Serial port2
06 485-2B
07 485-2GND
08
09 RS232-TXD Serial port 3
10 RS232-RXD
11 RS232-GND
Table 262 CSC-326-EBL Ethernet port
Number Configuration
1 RJ45 electrical port+RJ45 electrical port+RJ45
electrical port
2 Optical port+Optical port+RJ45 electrical port
337
Chapter 35 IED hardware
Items Data
Maximum transmission distance 100m
Used for IEC 61850 protocol
Transmission rate 100Mbit/s
Support TCP103 Protocol
Transmission rate 100Mbit/s
Table 265 Time synchronization
Items Data
Synchronization mode IRIG-B time synchronization
IRIG-B signal format IRIG-B000
Double wire conductor or optical fibers
Port type
connector, on the CPU module bottom plate
Voltage level Differential signal input
338
Chapter 35 IED hardware
POWER
PWR
c a
2 BI7 BI1
4 BI8 BI2
BINARY INPUT
6 BI9 BI3
10 BI11 BI5
12 BICOM BI6
14 COM2 COM1
SIGNAL CONTACT
16 FAIL 1 FAIL 2
18 ALARM 1 ALARM 2
20 BO3-1 BO3-2
22 BO4-1 BO4-2
24 IN+
POWER INPUT
26
28 IN-
30
32
339
Chapter 35 IED hardware
8 TCS Module
8.1 Overview
It shall be noticed that the facia shall be assembled and welded according
to the different rated working power, please make sure before use.
The built-in TCS function is applicable to the occasion when the trip
contacts in device are used for trip directly; generally, it is applied to the
occasion when installing protection device with medium voltage in switch
cabinet. In 80% occasions, only the trip circuit is monitored, the closing
circuit doesn't get monitored. Therefore, the device provides a module with
TCS circuit and trip relay cooperating with each other.
340
Chapter 35 IED hardware
341
Chapter 35 IED hardware
schematic diagram and wiring instruction are as follows, open PO1 to drive
trip coil or closing coil.
Figure 147 Binary output circuit with large capacity schematic diagram
When the binary output current is larger than 6A, then the terminals of list
and list c need to be connected in parallel.
3) Ordinary BO circuit
342
Chapter 35 IED hardware
343
Chapter 35 IED hardware
Maximum temperature
IEC 60255-1 55℃
operation allows
9 Test
Table 273 Insulation test
Items Executive Standards Test method
Faceplate: IP54
IEC 60255-27
Protection level (IP) Side plate: IP52
IEC 60529
Backplate: IP 30
2KV, 50Hz (rated voltage >
63V) is tested between the
following circuits:
Power supply
CT / VT input
IEC 60255-5 Binary input
EN 60255-5 Binary output
Insulation withstanding ANSI C37.90 Enclosure ground 500V,50Hz
GB/T 15145-2008 (rated voltage ≤63V)
DL/T 478-2013 tested between the following
circuits:
Communication port
Time synchronization
port
Case earthing
5kV (rated voltage>60V)
1kV (rated voltage≤60V)
1.2/50μs,0.5J
IEC 60255-5 tested between the following
IEC 60255-27 circuits:
EN 60255-5 Power supply
Impulse voltage
ANSI C37.90 CT / VT input
GB/T 15145-2008 Binary input
DL/T 478-2013 Binary output
Communication port
Time synchronization
port
Case earthing
344
Chapter 35 IED hardware
345
Chapter 35 IED hardware
10 Structural design
Table 277 1Structural design
Items Data
Dimension 4U×1/2 19 inches
Weight ≤ 9kg
11 CE Certification
Table 278 CE Certification
Items Data
EN 61000-6-2 and EN 61000-6-4(EMC guide
EMC
committee 2004/108/EC)
LVD EN 60255-27(LVD 2006/95 EC)
346
Chapter 36 Appendix
Chapter 36 Appendix
347
Chapter 36 Appendix
1 IED parameter
Table 279 Logic switch pf device parameters
348
Chapter 36 Appendix
2 Common setting
Table 281 Commin logic switch
Number Name Range Default Unit Remark
earth fault
protection,
1. VTFailProtOff 0/1 0 negative
sequence voltage
protection
Table 282 Common setting
Number Name Range Default Unit Remark
high voltage side
1. HVSideHarmUnblkPhCurr 0.05In~40 In 40 A Overcurrent, earth
fault protection
high voltage side
2. HVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07 Overcurrent, earth
fault protection
medium voltage side
3. MVSideHarmUnblkPhCurr 0.05In~40 In 40 A overcurrent, earth
fault protection
medium voltage side
4. MVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07 overcurrent, earth
fault protection
low voltage side
5. LVSideHarmUnblkPhCurr 0.05In~40 In 40 A overcurrent, earth
fault protection
low voltage side
6. LVSideOC2ndHI2/I1Ratio 0.07~0.50 0.07 overcurrent, earth
fault protection
Earth fault protection
7. HVSide3I0HarmUnblkCurr 0.05In~40 In 40 A
of high voltage side
Earth fault protection
8. HVSide3I02ndHI02/I01 0.07~0.50 0.07
of high voltage side
Earth fault protection
9. MVSide3I0HarmUnblkCurr 0.05In~40 In 40 A of medium voltage
side
Earth fault protection
10. MVSide3I02ndHI02/I01 0.07~0.50 0.07
of medium voltage
349
Chapter 36 Appendix
3 Report list
About operation report and protection alarm report, please see the report
list in the protection chapter.
1 SampleValErr 32769
2 IEDParmErr 32770
3 ROMSumChkErr 32771
5 UnconfirmConnMode 32773
6 SoftConnErr 32774
7 SystemCfgErr 32775
9 SetGrpPointerErr 32780
11 CfgFileErr 35769
12 CfgFileInconsist 35770
350
Chapter 36 Appendix
16 BIBreakdown 33784
21 BISelfChkCircuitErr 33787
BOLatchedPropertyC
22 33793
fgErr
2 TestStateNotRst 33772
3 OperFail 33773
4 CanCommInterrupt 33775
5 FLASHSelfChkErr 33776
6 WorkInTestSetGrp 33783
7 BIInputErr 33785
8 DualPosnInputIncosist 33786
9 BIOInputPowerErr 33788
1 SwitchSetGrpSuccess 32769
2 CopySetGrpSuccess 32789
3 WriteIEDSetSuccess 32770
4 WriteParmSuccess 32771
5 WriteCfgSuccess 32772
351
Chapter 36 Appendix
6 AdjScaleSuccess 32773
7 AdjAngleSuccess 32788
8 HardConnOn/OffSuccess 32774
9 SoftConnOn/OffSuccess 32775
10 ClearCfg 32776
11 IEDRst(CPUReboot) 32778
12 FactoryRst 32779
13 BOTestSuccess 32780
14 ZeroDriftAdjSuccess 32782
15 ClearAllRptSuccess 32783
16 MaintModeOn 32785
17 MaintModeOff 32786
18 AutoRebootAfterCfg 32868
4 Analog list
Table 286 Analog list
Number LCD display Description Remark
352
Chapter 36 Appendix
The currents
of each
branch of
the high
voltage side
should be
converted to
the currents
of first
Calculated Zero sequence current of high voltage branch of
23 IH_3I0Cal
side high voltage
side, and
then
calculate the
zero
sequence
current by
using the
sum
currents.
353
Chapter 36 Appendix
The currents
of each
branch of
the medium
voltage side
should be
converted to
the currents
of first
Calculated Zero sequence current of medium voltage branch of
33 IM_3I0Cal
side medium
voltage side,
and then
calculate the
zero
sequence
current by
using the
sum
currents.
354
Chapter 36 Appendix
355
Chapter 36 Appendix
87 F Frequency
5 Connector list
The connector properties can be configured as soft connector, hard
connector, soft-hard series, soft-hard parallel, and soft-hard parallel by
356
Chapter 36 Appendix
default.
Table 287 Connector list
No. Connector name Description Remark
1 MaintState 1-On, 0-Off
2 HVSideVoltConn 1-On, 0-Off
3 MVSideVoltConn 1-On, 0-Off
4 LVSide1VoltConn 1-On, 0-Off
5 LVSide2VoltConn 1-On, 0-Off
6 DiffConn 1-On, 0-Off
7 DiffSideConn 1-On, 0-Off
8 HVSideREFConn 1-On, 0-Off
9 HVSideREFConn 1-On, 0-Off
10 HVSideImpedConn 1-On, 0-Off
11 HVSideOCConn 1-On, 0-Off
12 HVSide3I0Conn 1-On, 0-Off
13 HVSideI2Conn 1-On, 0-Off
14 HVSideStubConn 1-On, 0-Off
15 HVSThermalOLConn 1-On, 0-Off
16 HVSideCBFConn 1-On, 0-Off
17 HVSideGapConn 1-On, 0-Off
18 OEConn 1-On, 0-Off
19 HVSideUFConn 1-On, 0-Off
20 HVSideOFConn 1-On, 0-Off
21 HVSideUVConn 1-On, 0-Off
22 HVSideOVConn 1-On, 0-Off
23 HVSide3U0Conn 1-On, 0-Off
24 HVSideU2Conn 1-On, 0-Off
25 HVSStartFanConn 1-On, 0-Off
26 HVSBlkVoltAdjConn 1-On, 0-Off
27 HVSideOLConn 1-On, 0-Off
28 MVSideImpedConn 1-On, 0-Off
29 MVSideOCConn 1-On, 0-Off
30 MVSide3I0Conn 1-On, 0-Off
31 MVSideI2Conn 1-On, 0-Off
32 MVSideStubConn 1-On, 0-Off
33 MVSThermalOLConn 1-On, 0-Off
34 MVSideCBFConn 1-On, 0-Off
35 MVSideGapConn 1-On, 0-Off
36 MVSideUVConn 1-On, 0-Off
37 MVSideOVConn 1-On, 0-Off
38 MVSide3U0Conn 1-On, 0-Off
39 MVSideU2Conn 1-On, 0-Off
40 MVSideOLConn 1-On, 0-Off
41 LVSide1OCConn 1-On, 0-Off
42 LVSide1 3I0Conn 1-On, 0-Off
43 LVSide1I2Conn 1-On, 0-Off
44 LVSide1CBFConn 1-On, 0-Off
45 LVSide1DZConn 1-On, 0-Off
46 LVSide1PDConn 1-On, 0-Off
47 LVSide1 3U0Conn 1-On, 0-Off
48 LVSide1OLConn 1-On, 0-Off
49 LVSide2OCConn 1-On, 0-Off
50 LVSide2 3I0Conn 1-On, 0-Off
51 LVSide2CBFConn 1-On, 0-Off
52 LVSide2 3U0Conn 1-On, 0-Off
53 LVSide2OLConn 1-On, 0-Off
357
Chapter 36 Appendix
6 Typical wiring
As for transformer backup protection IED, the typical wiring is shown as
below:
A
B
C
AIM2
I01
I02 IA
I03
I04 IB
* * * I05
I06 IC
I07
I08 IN
AIM1
* I01
I02
I1
Figure 149 Apply to transformer backup protection measurement three phase current,
zero sequence current and neutral point earth current
358
Chapter 36 Appendix
A
B
C
AIM2
U01
UA
U02
UB
U03
UC
U04
UN
AIM2
I01
I02 IA
I03
I04 IB
* * * I05
I06 IC
I07
I08 IN
AIM1
* I01
I02 I1
A
B
C
AIM2
I01
I02 IA
I03
I04 IB
* * * I05
I06 IC
I07
I08 IN
AIM2
U01
UA
U02
UB
U03
UC
U04
UN
AIM1
* I01
I02 I1
359
Chapter 36 Appendix
A
B
C
AIM2
U01
UA
U02
UB
U03
UC
U04
UN
AIM2
I01
I02 IA
I03
I04 IB
* * * I05
I06 IC
I07
I08 IN
AIM1
* I01
I02 I1
Figure 152 Apply to transformer backup protection measurement three phase current,
zero sequence current and neutral point earth current and single line voltage beside
busbar
A
B
C
AIM2
U01
UA
U02
UB
U03
UC
U04
UN
AIM2
I01
I02 IA
I03
I04 IB
* * * I05
I06 IC
I07
I08 IN
AIM1
* I01
I02 I1
Figure 153 Apply to transformer backup protection measurement three phase current,
zero sequence current and neutral point earth current and single-phase voltage beside
busbar
360
Chapter 36 Appendix
A
t= ( i p
+ B)T
( ) −1
I
Where:
A: time coefficient of inverse time
B: time delay of inverse time
P: inverse time index
T: inverse time constant
361
Chapter 36 Appendix
8 CT requirements
8.1 Overview
In fact, due to the limitation of manufacturing cost and installation location,
the traditional core current transformer (hereinafter referred to as CT) can
not accurately transmit all fault current signals in the whole fault process.
The current distortion caused by CT saturation may cause abnormal
operation of the device or malfunction of some functions. Although most of
the protection devices can operate correctly when CT is saturated, the
performance of protection function still depends on CT.
362
Chapter 36 Appendix
363
Chapter 36 Appendix
Moreover, in order to ensure the safety of the protection device, Ipcf shall
be the maximum fault current of out of area fault.
Last but not least, the calculation of Ipcf should be based on the possible
system capacity.
𝐼𝑝𝑐𝑓
𝐾𝑝𝑐𝑓 =
𝐼𝑝𝑛
In order to reduce the impact of transient, Kalf is the accurate limit
coefficient of CT, which shall meet the requirements of the following
formula.
8.4.2 CT classification
The selected CT shall ensure that the error symmetrical short-circuit
current is within the accuracy limit error. The influence of DC component
and remanence of short-circuit current shall be considered, based on the
influence of system transient, protection function characteristics, transient
saturation and time operation experience. In order to meet the
requirements of saturation time, the rated equivalent secondary
electromotive force of CT must be greater than the maximum equivalent
secondary electromotive force calculated based on practical application.
For line protection and transformer differential protection applied to 330kV
and above voltage level, and CT applied to differential protection of
300MW and above generator transformer unit, the time constant of power
system is very large, because of the transient process of the system, CT is
easy to be seriously saturated. In order to prevent CT from saturation in
the actual work cycle, TP CT is more suitable.
For TPS type CT, Eal is determined by the following formula
Where:
Ks: Given transient coefficient;
Kssc: Rated symmetrical short circuit current multiple.
For TPX, TPY and TPZ category CT, Eal (rated equivalent two-limit EMF)
is determined by the following formula:
Where:
364
Chapter 36 Appendix
365
Chapter 36 Appendix
8.4.4 CT ratio
The selection of CT transformation ratio is based on power system data,
such as maximum load. The CT transformation ratio selected when the
current detected by the protection is greater than the minimum action
value of all faults shall be verified. For different protection functions, the
minimum action value is different and can be adjusted. Therefore, each
function shall be verified separately.
For earth faults, conductors consist of phase and neutral conductors and
are usually twice the resistance of a single secondary circuit. For
three-phase fault, the zero sequence current is zero, and the resistance
from single-phase conductor to common neutral point conductor shall be
considered. The most common practice is to use four wire secondary
cables, so it is OK to consider only single-phase secondary conductors for
three-phase conditions.
366
Chapter 36 Appendix
Where:
Ks: given the transient coefficient, 2 is recommended.
For PX CT, Ek can be verified by the following formula:
Where:
Ks: given the transient coefficient, 2 is recommended.
367
Chapter 36 Appendix
SetName Description
368
Chapter 36 Appendix
369
Chapter 36 Appendix
MVSideREFCurrOverLmt MVSideREFCurrOverLmt
370
Chapter 36 Appendix
371
Chapter 36 Appendix
372
Chapter 36 Appendix
373
Chapter 36 Appendix
374
Chapter 36 Appendix
375
Chapter 36 Appendix
376
Chapter 36 Appendix
377
Chapter 36 Appendix
378
Chapter 36 Appendix
HVSideCVCBlkUseHVS High voltage side CVC blocking use high voltage side
HVSideCVCBlkUseMVS HVSideCVCBlkUseMVS
HVSideCVCBlkUseLVS1 HVSideCVCBlkUseLVS1
379
Chapter 36 Appendix
HVSideCVCBlkUseLVS2 HVSideCVCBlkUseLVS2
380
Chapter 36 Appendix
MVSideHarmCrossBlkOCTime MVSideHarmCrossBlkOCTime
381
Chapter 36 Appendix
MVSideCVCBlkUseHVS MVSideCVCBlkUseHVS
MVSideCVCBlkUseMVS MVSideCVCBlkUseMVS
MVSideCVCBlkUseLVS1 MVSideCVCBlkUseLVS1
MVSideCVCBlkUseLVS2 MVSideCVCBlkUseLVS2
382
Chapter 36 Appendix
LVSide1HarmCrossBlkOCTime LVSide1HarmCrossBlkOCTime
383
Chapter 36 Appendix
LVSide1CVCBlkUseHVS LVSide1CVCBlkUseHVS
LVSide1CVCBlkUseMVS LVSide1CVCBlkUseMVS
LVSide1CVCBlkUseLVS1 LVSide1CVCBlkUseLVS1
LVSide1CVCBlkUseLVS2 LVSide1CVCBlkUseLVS2
384
Chapter 36 Appendix
LVSide2HarmCrossBlkOCTime LVSide2HarmCrossBlkOCTime
385
Chapter 36 Appendix
LVSide2CVCBlkUseHVS LVSide2CVCBlkUseHVS
LVSide2CVCBlkUseMVS LVSide2CVCBlkUseMVS
LVSide2CVCBlkUseLVS1 LVSide2CVCBlkUseLVS1
LVSide2CVCBlkUseLVS2 LVSide2CVCBlkUseLVS2
386
Chapter 36 Appendix
387
Chapter 36 Appendix
LVSide3HarmCrossBlkOCTime LVSide3HarmCrossBlkOCTime
LVSide3CVCBlkUseHVS LVSide3CVCBlkUseHVS
388
Chapter 36 Appendix
LVSide3CVCBlkUseMVS LVSide3CVCBlkUseMVS
LVSide3CVCBlkUseLVS1 LVSide3CVCBlkUseLVS1
LVSide3CVCBlkUseLVS2 LVSide3CVCBlkUseLVS2
389
Chapter 36 Appendix
390
Chapter 36 Appendix
391
Chapter 36 Appendix
392
Chapter 36 Appendix
393
Chapter 36 Appendix
MVSideHarmCrossBlkOCTime MVSideHarmCrossBlkOCTime
394
Chapter 36 Appendix
395
Chapter 36 Appendix
396
Chapter 36 Appendix
397
Chapter 36 Appendix
HVSideExtr3IO3U0 HVSideExtr3IO3U0
398
Chapter 36 Appendix
399
Chapter 36 Appendix
MVSideExtr3IO3U0 MVSideExtr3IO3U0
400
Chapter 36 Appendix
401
Chapter 36 Appendix
LVSide1Extr3IO3U0 LVSide1Extr3IO3U0
402
Chapter 36 Appendix
403
Chapter 36 Appendix
LVSide2Extr3IO3U0 LVSide2Extr3IO3U0
404
Chapter 36 Appendix
405
Chapter 36 Appendix
LVSide3Extr3IO3U0 LVSide3Extr3IO3U0
406
Chapter 36 Appendix
407
Chapter 36 Appendix
LVSide1 3I0Stage1Time1Trip Earth fault stage 1 time limit 1 trip of low voltage side 1
LVSide1 3I0Satge1Time2Trip Earth fault stage 1 time limit 1 trip of low voltage side 2
LVSide1 3I0Satge1Time3Trip Earth fault stage 1 time limit 1 trip of low voltage side 3
LVSide1 3I0Stage2Time1Trip Earth fault stage 2 time limit 1 trip of low voltage side 1
LVSide1 3I0Satge2Time2Trip Earth fault stage 2 time limit 1 trip of low voltage side 2
LVSide1 3I0Satge2Time3Trip Earth fault stage 2 time limit 1 trip of low voltage side 3
LVSide1 3I0Stage3Time1Trip Earth fault stage 3 time limit 1 trip of low voltage side 1
LVSide1 3I0Satge3Time2Trip Earth fault stage 3 time limit 1 trip of low voltage side 2
LVSide1 3I0Satge3Time3Trip Earth fault stage 3 time limit 1 trip of low voltage side 3
LVSide2 3I0Stage1Time1Trip Earth fault stage 1 time limit 2 trip of low voltage side 1
LVSide2 3I0Satge1Time2Trip Earth fault stage 1 time limit 2 trip of low voltage side 2
LVSide2 3I0Satge1Time3Trip Earth fault stage 1 time limit 2 trip of low voltage side 3
LVSide2 3I0Stage2Time1Trip Earth fault stage 2 time limit 2 trip of low voltage side 1
LVSide2 3I0Satge2Time2Trip Earth fault stage 2 time limit 2 trip of low voltage side 2
LVSide2 3I0Satge2Time3Trip Earth fault stage 2 time limit 2 trip of low voltage side 3
LVSide2 3I0Stage3Time1Trip Earth fault stage 3 time limit 2 trip of low voltage side 1
408
Chapter 36 Appendix
LVSide2 3I0Satge3Time2Trip Earth fault stage 3 time limit 2 trip of low voltage side 2
LVSide2 3I0Satge3Time3Trip Earth fault stage 3 time limit 2 trip of low voltage side 3
LVSide3 3I0Stage1Time1Trip Earth fault stage 1 time limit 3 trip of low voltage side 1
LVSide3 3I0Satge1Time2Trip Earth fault stage 1 time limit 3 trip of low voltage side 2
LVSide3 3I0Satge1Time3Trip Earth fault stage 1 time limit 3 trip of low voltage side 3
LVSide3 3I0Stage2Time1Trip Earth fault stage 2 time limit 3 trip of low voltage side 1
LVSide3 3I0Satge2Time2Trip Earth fault stage 2 time limit 3 trip of low voltage side 2
LVSide3 3I0Satge2Time3Trip Earth fault stage 2 time limit 3 trip of low voltage side 3
LVSide3 3I0Stage3Time1Trip Earth fault stage 3 time limit 3 trip of low voltage side 1
LVSide3 3I0Satge3Time2Trip Earth fault stage 3 time limit 3 trip of low voltage side 2
LVSide3 3I0Satge3Time3Trip Earth fault stage 3 time limit 3 trip of low voltage side 3
409
Chapter 36 Appendix
410
Chapter 36 Appendix
411
Chapter 36 Appendix
412
Chapter 36 Appendix
413
Chapter 36 Appendix
414
Chapter 36 Appendix
LVSide1I2Stage1Curve LVSide1I2Stage1Curve
LVSide1I2Stage1CurrSet LVSide1I2Stage1Set
415
Chapter 36 Appendix
LVSide1InvTimeI2Stage1CoefT LVSide1InvTimeI2Stage1T
LVSide1InvTimeI2Stage1CoefA LVSide1InvTimeI2Stage1A
LVSide1InvTimeI2Stage1CoefB LVSide1InvTimeI2Stage1B
LVSide1InvTimeI2Stage1IndexP LVSide1InvTimeI2Stage1P
LVSide1I2Stage2Curve LVSide1I2Stage2Curve
LVSide1I2Stage2CurrSet LVSide1I2Stage2Set
LVSide1InvTimeI2Stage2CoefT LVSide1InvTimeI2Stage2T
LVSide1InvTimeI2Stage2CoefA LVSide1InvTimeI2Stage2A
LVSide1InvTimeI2Stage2CoefB LVSide1InvTimeI2Stage2B
LVSide1InvTimeI2Stage2IndexP LVSide1InvTimeI2Stage2P
LVSide1I2Stage3Curve LVSide1I2Stage3Curve
LVSide1I2Stage3CurrSet LVSide1I2Stage3Set
LVSide1InvTimeI2Stage3CoefT LVSide1InvTimeI2Stage3T
LVSide1InvTimeI2Stage3CoefA LVSide1InvTimeI2Stage3A
LVSide1InvTimeI2Stage3CoefB LVSide1InvTimeI2Stage3B
LVSide1InvTimeI2Stage3IndexP LVSide1InvTimeI2Stage3P
LVSide1I2RstTime LVSide1I2RstTime
LVSide1I2Satge1Time2 LVSide1I2Stage1Time2
LVSide1I2Satge1Time3 LVSide1I2Stage1Time3
LVSide1I2Satge2Time2 LVSide1I2Stage2Time2
LVSide1I2Satge2Time3 LVSide1I2Stage2Time3
LVSide1I2Satge3Time2 LVSide1I2Stage3Time2
LVSide1I2Satge3Time3 LVSide1I2Stage3Time3
416
Chapter 36 Appendix
LVSide1I2Stage1Time2On LVSide1I2Stage1Time2On
LVSide1I2Stage1Time3On LVSide1I2Stage1Time3On
LVSide1I2Stage2Time2On LVSide1I2Stage2Time2On
LVSide1I2Stage2Time3On LVSide1I2Stage2Time3On
LVSide1I2Stage3Time2On LVSide1I2Stage3Time2On
LVSide1I2Stage3Time3On LVSide1I2Stage3Time3On
LVSide1I2Satge1Time1Trip LVSide1I2Stage1Time1Trip
LVSide1I2Satge1Time2Trip LVSide1I2Stage1Time2Trip
LVSide1I2Satge1Time3Trip LVSide1I2Stage1Time3Trip
417
Chapter 36 Appendix
418
Chapter 36 Appendix
MVSideOVDropoffCoef MVSideOVDropoffCoef
HVSide3U0Stage1CurveSel HVSide3U0Stage1CurveSel
HVSide3U0Stage1Set HVSide3U0Stage1VoltSet
HVSide3U0Stage1Time HVSide3U0Stage1Time
HVSide3U0RstTime HVSide3U0RstTime
HVInvTime3U0MinTripTime HVInvTime3U0MinTripTime
HVSide3U0Stage1On HVSide3U0Stage1On
HVSideExtr3U0 HVSideExtr3U0
MVSide3U0Stage1CurveSel MVSide3U0Stage1CurveSel
MVSide3U0Stage1Set MVSide3U0Stage1VoltSet
MVSide3U0Stage1Time MVSide3U0Stage1Time
419
Chapter 36 Appendix
MVSideInvTime3U0Stage1ConstT MVSInvTime3U0Stage1ConstT
MVSideInvTime3U0Stage1CoefA MVSInvTime3U0Stage1CoefA
MVSideInvTime3U0Stage1TimeB MVSInvTime3U0Stage1TimeB
MVSide3U0RstTime MVSide3U0RstTime
MVInvTime3U0MinTripTime MVInvTime3U0MinTripTime
MVSide3U0Stage1On MVSide3U0Stage1On
MVSideExtr3U0 MVSideExtr3U0
420
Chapter 36 Appendix
HVSide3U0Trip HVSide3U0Trip
MVSide3U0Trip MVSide3U0Trip
421
Chapter 36 Appendix
422
Chapter 36 Appendix
423
Chapter 36 Appendix
424
Chapter 36 Appendix
425
Chapter 36 Appendix
426
Chapter 36 Appendix
LVSideDZ1CurrSet LVSide1DZCurrSet
LVSideDZ1Prot3I0Set LVSide1DZ3I0Set
LVSideDZ1ProtI2Set LVSide1I2Set
LVSideDZ1Time LVSide1DZTripTime
427
Chapter 36 Appendix
LVSide1DZ1On LVSide1DZOn
LVSide1DZ1Chk3I0/I2 LVSide1DZChk3I0/3I2
LVSide1DZTrip LVSide1DZTrip
428
Chapter 36 Appendix
LVSide1PDOn LVSide1PDOn
LVSide1PDTrip LVSide1PDTrip
LVSide1PDProtTripPosnErr LVSide1PDProtTripPosnErr
429
Chapter 36 Appendix
430
Chapter 36 Appendix
431
Chapter 36 Appendix
432
Chapter 36 Appendix
433
Chapter 36 Appendix
434
Chapter 36 Appendix
435
Chapter 36 Appendix
LVSide1OLTime LVSide1OLTime
LVSide2OLTime LVSide2OLTime
436
Chapter 36 Appendix
LVSide3OLTime LVSide3OLTime
437
Chapter 36 Appendix
BIO CPUErr The CPU of binary input and output works is error
438
Chapter 36 Appendix
439
Chapter 36 Appendix
LVSide1VoltConn LVSide1VoltConn
LVSide2VoltConn LVSide2VoltConn
440
Chapter 36 Appendix
441
Chapter 36 Appendix
442