An0002 Efm32 Hardware Design Considerations
An0002 Efm32 Hardware Design Considerations
An0002 Efm32 Hardware Design Considerations
Introduction This application note is intended for system designers who require an overview of the hardware design considerations for the EFM32. Topics that are covered specifically are how to provide a robust supply power to the chip, connection to the debug interface and external clock sources. The scope is to provide an introduction to potential design challenges, and reference design for the EFM32 Gecko and Tiny Gecko series of microcontrollers are included. This application note includes: This PDF document Reference Design (zip) OrCAD design files PDF Schematics Symbol libraries
1 Power Supply
1.1 Introduction
Even though the EFM32 supports a wide voltage range and has an exceptionally small average current consumption, proper decoupling is crucial. As for all digital circuits, current is drawn in short pulses occurring on the clock edges. Particularly when several I/O lines are switching simultaneously, current pulses on the power supply lines can be in the order of several hundred mA. If the I/O lines are not loaded the pulse width may be only a few ns. Therefore, even if the average current consumption of the EFM32 is very small, the current drawn during short pulses can be considerable. Such kind of current spikes cannot be properly delivered over long power supply lines without introducing considerable noise in the supply voltage. This noise is reduced by using decoupling capacitors which act as supplementing current sources during these short transients.
Power plane
EFM32
AVDD_n
...
VDD_DREG IOVDD_n
...
AVDD_0
IOVDD_0
100n CAVDD_0
DECOUPLE
1u CDEC VSS
100n CIOVDD_n
100n CDREG
10u CVDD
Ground plane
2010-11-23 - Rev1.31
www.energymicro.com
...the world's most energy friendly microcontrollers The topology consists of one large common capacitor (CVDD) of around 10 F along with one 100nF capacitor for each power pin (CAVDD_i, CIOVDD_i and CDREG). This topology is attractive since it simple and utilizes few components, while the noise suppression performance is sufficient for many applications. Note The number of analog power pins (AVDD_n), I/O power pins (IOVDD_n) and ground pins (VSS) depend on the device package. Please refer to the device datasheet for package and pinout information.
Power plane
LVDD
1R RAVDD
EFM32
AVDD_n
VDD_DREG IOVDD_n
...
...
AVDD_0
IOVDD_0
10u CAVDD
10n CAVDD_0
DECOUPLE
1u CDEC VSS
100n CIOVDD_n
100n CDREG
10u CIOVDD
Ground plane
The topology separates the analog and the digital power domain by using an inductor and a resistor in addition to the capacitors. The inductor gives a relatively high impedance path between the power plane and the analog power pins during current pulses, effectively reducing the noise in the power plane. Evidently, the series resistance of the inductor must be so small that it does not give a significant DC voltage drop (An EMI/ RFI suppressor similar to BLM21B102S could be a good choice for LVDD). The resistor is also inserted in order to improve the isolation between the power domains. The resistor value should be small in order to prevent a high DC drop, on the other hand it should offer some isolation. A value of 1 Ohm is a good trade-off. Both domains should have a large common capacitor (CIOVDD and CAVDD) of around 10 F, in addition to one capacitor per power pin. For the digital domain, the capacitors (CIOVDD_i) can be around 100 nF, whereas for the analog domain the capacitors (CAVDD_i) should be 10 nF. Some EFM32 parts have requirements regarding relative rise time of the analog (AVDD_x) and digital (IOVDD_x and VDD_DREG) power nets, please see the Power Management section in the device
2010-11-23 - Rev1.31
www.energymicro.com
...the world's most energy friendly microcontrollers datasheet for further info. For devices where this constraint applies, the schematic in Figure 1.1 (p. 2) should normally be used. However, if filtering of the analog power is required for analog accuracy, Figure 1.3 (p. 4) should be used with these devices. In Figure 1.2 (p. 3), there is an added filter that will delay a rising slope on AVDD_x compared to IOVDD_x and VDD_DREG. Because of this, this schematic should normally not be used with devices where the power sequencing criterion applies. However, if the internal resistance of the supply voltage is above 7 Ohm, Figure 1.2 (p. 3) can also be used with these devices since the delay inferred by the filter is not significant at such rise times. Figure 1.3. Power supply
VDD
Power plane
LVDD 1R RAVDD 1R
EFM32
AVDD_n
...
AVDD_0
IOVDD_0
10u CAVDD
10n
...
10n CAVDD_0
DECOUPLE
CAVDD_n
100n CIOVDD_n
100n CDREG
10u CIOVDD
VSS
Ground plane
2010-11-23 - Rev1.31
www.energymicro.com
1 3 5 7
2 4 6 8
9 10
RESETn Reset
11 12 13 14
VSS
15 16 17 18 19 20
EFM32
2010-11-23 - Rev1.31
www.energymicro.com
LFXTAL_N
LFXTAL_P 32KHz
EFM32G
CL1 CL2
The crystals/ceramic resonators oscillate mechanically and have an electrical equivalent circuit as shown in Figure 3.2 (p. 6). In the electrical circuit CS represents the motional capacitance, LS the motional inductance, RS the mechanical losses during oscillation and C0 the parasitic capacitance of the package and pins. CL1 and CL2 represent the load capacitance. This circuit is valid for both crystals and ceramic resonators. For more information, refer to the EFM32 Oscillator Design Considerations application note. Figure 3.2. Equivalent Circuit of a Crystal/Ceramic Resonator
CS
RS
LS
C0 CL1
CL2
2010-11-23 - Rev1.31
www.energymicro.com
External source
LFXTAL_N
LFXTAL_P (High Z)
EFM32G
CL1
CL2
EFM32G
2010-11-23 - Rev1.31
www.energymicro.com
External source
HFXTAL_N
HFXTAL_P (High Z)
EFM32G
2010-11-23 - Rev1.31
www.energymicro.com
4 Reference Design
When starting a new EFM32 design, some parts of the layout are almost always required regardless of the application. Attached to this application note are example schematics for power decoupling, reset, external clocks and debug interface. Using this reference design as a template can improve development speed in the early stages of a new design. The reference design and included symbols are compatible with Cadence OrCAD 9.0 and later versions.
4.1 Contents
Each folder in the attached .zip-file contains the OrCAD reference design files, including Bill of Materials, for the part with the same name. PDF versions of the schematics are also provided.
The EFM32G.OLB library contains the Gecko-series OrCAD symbols: EFM32G200 EFM32G210 EFM32G230 EFM32G280 EFM32G290 EFM32G840 EFM32G880 EFM32G890
The EFM32TG.OLB library contains the Tiny Gecko-series OrCAD symbols: EFM32TG200 EFM32TG230 EFM32TG840 The EM_ELECTRO_MECH_REF.OLB library contains electromechanical parts found in the reference design: HEADER_2X10_2.54MM_TH (20 pin debug interface header) SWPB_B3S1000 (reset switch) The EM_PASSIVE_REF.OLB library contains the following components: BLM21B102S (EMI suppressor) CAPACITOR INDUCTOR RESISTOR XTAL_ATSSM (4MHz crystal) XTAL_ECX53BDU (32MHz crystal) XTAL_FOXSDLF (4MHz crystal) XTAL_GSWX26 (32.768kHz crystal) XTAL_MC405 (32.768kHz crystal) XTAL_NX5032GA (32MHz crystal)
2010-11-23 - Rev1.31
www.energymicro.com
2010-11-23 - Rev1.31
10
www.energymicro.com
5 Revision History
5.1 Revision 1.31
November 23th, 2010. Corrected schematic values. Added information on power sequencing considderations.
2010-11-23 - Rev1.31
11
www.energymicro.com
2010-11-23 - Rev1.31
12
www.energymicro.com
B Contact Information
B.1 Energy Micro Corporate Headquarters
Postal Address Energy Micro AS P.O. Box 4633 Nydalen N-0405 Oslo NORWAY www.energymicro.com Phone: +47 23 00 98 00 Fax: + 47 23 00 98 01 Visitor Address Energy Micro AS Sandakerveien 118 N-0405 Oslo NORWAY Technical Support support.energymicro.com Phone: +47 40 10 03 01
www.energymicro.com/americas www.energymicro.com/emea
2010-11-23 - Rev1.31
13
www.energymicro.com
Table of Contents
1. Power Supply ........................................................................................................................................... 2 1.1. Introduction .................................................................................................................................... 2 1.2. Power Supply Decoupling ................................................................................................................. 2 2. Debug Interface and External Reset Pin ........................................................................................................ 5 2.1. Debug Interface .............................................................................................................................. 5 2.2. External Reset Pin (RESETn) ........................................................................................................... 5 3. External Clock Sources .............................................................................................................................. 6 3.1. Introduction .................................................................................................................................... 6 3.2. Low Frequency Clock Sources .......................................................................................................... 6 3.3. High Frequency Clock Sources ......................................................................................................... 7 3.4. PCB Design Considerations .............................................................................................................. 8 4. Reference Design ..................................................................................................................................... 9 4.1. Contents ....................................................................................................................................... 9 4.2. Comments on the Schematics ......................................................................................................... 10 5. Revision History ...................................................................................................................................... 11 5.1. Revision 1.31 ............................................................................................................................... 11 5.2. Revision 1.30 ............................................................................................................................... 11 5.3. Revision 1.20 ............................................................................................................................... 11 5.4. Revision 1.10 ............................................................................................................................... 11 5.5. Revision 1.00 ............................................................................................................................... 11 A. Disclaimer and Trademarks ....................................................................................................................... 12 A.1. Disclaimer ................................................................................................................................... 12 A.2. Trademark Information ................................................................................................................... 12 B. Contact Information ................................................................................................................................. 13 B.1. Energy Micro Corporate Headquarters .............................................................................................. 13 B.2. Global Contacts ............................................................................................................................ 13
2010-11-23 - Rev1.31
14
www.energymicro.com
List of Figures
1.1. 1.2. 1.3. 2.1. 3.1. 3.2. 3.3. 3.4. 3.5. Power supply ......................................................................................................................................... Power supply ......................................................................................................................................... Power supply ......................................................................................................................................... Connecting the EFM32 to an ARM 20 pin debug header ................................................................................ Low Frequency Crystal ............................................................................................................................ Equivalent Circuit of a Crystal/Ceramic Resonator ......................................................................................... Low Frequency External Clock .................................................................................................................. High Frequency Crystal Oscillator .............................................................................................................. External High Frequency Clock ................................................................................................................ 2 3 4 5 6 6 7 7 8
2010-11-23 - Rev1.31
15
www.energymicro.com