rfHCS362G/362F

KEELOQ® Code Hopping Encoder with

UHF ASK/FSK Transmitter
General Pin Diagrams
• Combination KEELOQ® encoder and synthesized SOIC
UHF ASK/FSK transmitter in a single package
• Operates on a single lithium coin cell VDD •1 18 VSS
LED/SHIFT 2 17 DATA

rfHCS362G
- <200 nA typical standby current S0 3 16 S3/RFENOUT
S1 4 15 S2
- 4.8 to 11.5 mA transmit current RFENIN 5 14 XTAL
CLKOUT 6 13 LF
- 2.2 to 5.5V operation PS/DATAASK 7 12 NC
VDDRF 8 11 VSSRF
• Integrated solution with minimum external parts ANT2 9 10 ANT1
• Separate pin-outs for KEELOQ encoder and RF
SSOP
transmitter provides for design flexibility

Code Hopping Encoder VDD

LED/SHIFT
•1
2
20
19
VSS
DATA
S0 3 18 S3/RFENOUT
• Programmable minimum code word completion

rfHCS362F
S1 4 17 S2
XTAL 5 16 FSKOUT
• Battery low signal transmitted to receiver with pro- RFENIN 6 15 DATAFSK
CLKOUT 7 14 LF
grammable threshold PS/DATAASK 8 13 NC
• Non-volatile EEPROM storage of synchronization VDDRF 9 12 VSSRF
ANT2 10 11 ANT1
data
• Easy to use EEPROM programming interface
• PWM or Manchester modulation Security
• Selectable encoder data rate 417 to 3334 bps
• Programmable 28/32-bit serial number
• On-chip tunable encoder oscillator
• Two programmable 64-bit encryption keys
• RF Enable output for transmitter control
• Programmable 60-bit seed
• Button inputs have internal pull-down resistors
• Each 69-bit transmission is unique with 32 bits of
• Elapsed time and button queuing options
hopping code
• Current limiting on LED output
• Encryption keys are read protected
• 2-bit CRC for error detection
Applications
UHF ASK/FSK Transmitter
• Automotive Remote Keyless Entry (RKE) systems
• Conforms to US FCC Part 15.231 regulations and
• Automotive alarm systems
European ERC 70-03E and EN 300 220-1
requirements • Automotive immobilizers
• VCO phase locked to quartz crystal reference; • Community gate and garage door openers
allows narrow receiver bandwidth to maximize • Identity tokens with usage counters
range and interference immunity • Burglar alarm systems
• Crystal frequency divide by 4 output (CLKOUT) • Building access
• Transmit frequency range (310 – 440 MHz) set by
Crystal frequency
• ASK Modulation Features
• FSK Modulation through crystal pulling Device Encrypt
(rfHCS362F) Encoding Transmitter
Keys
• Adjustable output power: -12 dBm to +2 dBm
rfHCS362AG 2 x 64 PWM/MAN ASK
• Differential output configurable for single or
double ended loop antenna rfHCS362AF 2 x 64 PWM/MAN ASK/FSK
• Automatic power amplifier inhibit until PLL lock

© 2011 Microchip Technology Inc. DS41189B-page 1

rfHCS362G/362F
1.0 GENERAL DESCRIPTION (CEPT). It is the responsibility of the designer to ensure
that their end product conforms to rules and regulations
The rfHCS362G/362F is a code hopping encoder plus of the country of use and/or sale.
UHF transmitter designed for secure wireless com-
RF devices require correct board level implementation
mand and control systems. The rfHCS362G/362F uti-
in order to meet regulatory requirements. Layout con-
lizes the KEELOQ ® code hopping technology which
siderations are given in Section 6.0 UHF ASK/FSK
incorporates high security in a small package outline at
Transmitter.
a low cost to make this device well suited for unidirec-
tional remote keyless entry systems and access control
1.1 Important Terms
systems.
The rfHCS362G/362F combines a 32-bit hopping code The following is a list of key terms used throughout this
generated by a nonlinear encryption algorithm with a data sheet. For additional information on KEELOQ and
28/32-bit serial number and 9/5 status bits to create a Code Hopping refer to Technical Brief 3 (TB003).
69-bit transmission stream. The length of the transmis- • RKE - Remote Keyless Entry
sion strongly resists the threat of code scanning. The • Button Status - Indicates what button input(s)
code hopping mechanism makes each transmission activated the transmission. Encompasses the 4
unique, thus rendering code capture and resend (code button status bits S3, S2, S1 and S0 (Figure 3-6).
grabbing) schemes virtually useless.
• Code Hopping - A method by which a code,
The encryption key, serial number and configuration viewed externally to the system, appears to
data are stored in an EEPROM array which is not change unpredictably each time it is transmitted.
accessible via any external connection. The EEPROM • Code word - A block of data that is repeatedly
data is programmable but read protected. The data can transmitted upon button activation (Figure 3-6).
be verified only after an automatic erase and program-
• Transmission - A data stream consisting of
ming operation. This protects against attempts to gain
repeating code words (Figure 10-1).
access to keys or manipulate synchronization values.
The rfHCS362G/362F provides an easy to use serial • Encryption key - A unique and secret 64-bit
interface for programming the necessary keys, system number used to encrypt and decrypt data. In a
parameters and configuration data. symmetrical block cipher such as the KEELOQ
algorithm, the encryption and decryption keys are
The transmitter is a fully integrated UHF ASK/FSK equal and will be referred to generally as the
transmitter consisting of crystal oscillator, Phase- encryption key.
Locked Loop (PLL), open-collector differential-output
• Encoder - A device that generates and encodes
Power Amplifier (PA), and mode control logic. External
data.
components consist of bypass capacitors, crystal, and
PLL loop filter. There are no internal electrical connec- • Encryption Algorithm - A recipe whereby data is
tions between the encoder and the transmitter. The scrambled using a encryption key. The data can
encoder oscillator is independent from the transmitter only be interpreted by the respective decryption
crystal oscillator. algorithm using the same encryption key.
• Decoder - A device that decodes data received
The rfHCS362G is capable of Amplitude Shift Keying
from an encoder.
(ASK) modulation by turning the PA on and off. The
rfHCS362F is capable of ASK or Frequency Shift Key- • Decryption algorithm - A recipe whereby data
ing (FSK) modulation by employing an internal FSK scrambled by an encryption algorithm can be
switch to pull the transmitter crystal via a second load unscrambled using the same encryption key.
capacitor. • Learn – Learning involves the receiver calculating
the transmitter’s appropriate encryption key,
The rfHCS362G/362F is a single channel device. The
decrypting the received hopping code and storing
transmit frequency is fixed and set by an external refer-
the serial number, synchronization counter value
ence crystal. Transmit frequencies in the range of 310
and encryption key in EEPROM. The KEELOQ
to 440 MHz can be selected. Output drive is an open-
product family facilitates several learning strate-
collector differential amplifier. The differential output is
gies to be implemented on the decoder. The fol-
well suited for loop antennas. Output power is adjust-
lowing are examples of what can be done.
able from +2 dBm to -12 dBm in six discrete steps.
- Simple Learning
The rfHCS362G/362F are radio frequency (RF) emit- The receiver uses a fixed encryption key,
ting devices. Wireless RF devices are governed by a common to all components of all systems by
country’s regulating agency. For example, in the United the same manufacturer, to decrypt the
States it is the Federal Communications Committee received code word’s encrypted portion.
(FCC) and in Europe it is the European Conference of
Postal and Telecommunications Administrations

DS41189B-page 2 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
- Normal Learning FIGURE 1-1: ADDITIONAL BUTTON INPUTS
The receiver uses information transmitted
during normal operation to derive the encryp-
tion key and decrypt the received code
word’s encrypted portion. VDD
- Secure Learn B4 B3 B2 B1 B0
The transmitter is activated through a special
button combination to transmit a stored 60-bit
seed value used to generate the transmitter’s
encryption key. The receiver uses this seed S0
value to derive the same encryption key and
S1
decrypt the received code word’s encrypted
portion. S2
• Manufacturer’s code – A unique and secret 64- RFEN
bit number used to generate unique encoder
encryption keys. Each encoder is programmed
with a encryption key that is a function of the man-
ufacturer’s code. Each decoder is programmed
with the manufacturer code itself.
Up to 7 button inputs can be implemented making them
1.2 Applications look like a binary value to the 3 Sx inputs. This is done
The rfHCS362G/362F is suited for secure wireless with switching diodes as shown in Figure 1-1. The dis-
remote control applications. The EEPROM technology advantage is that simultaneously pressed buttons now
makes customizing application programs (transmitter appear as if a single button is pressed.
codes, appliance settings, etc.) extremely fast and con- The rfHCS362G/362F has a small EEPROM array
venient. The small footprint packages are suitable for which must be loaded with several parameters before
applications with space limitations. Low-cost, low- use. These are most often programmed by the manu-
power, high performance, ease of use and I/O flexibility facturer at the time of production. The most important
make the rfHCS362G/362F very versatile. Typical of these are:
application circuits are shown in Figure 1-5 and • A 28-bit serial number, typically unique for every
Figure 1-6. encoder
Most low-end keyless entry transmitters are given a • An encryption key
fixed identification code that is transmitted every time a • An initial 16-bit synchronization value
button is pushed. The number of unique identification
• A 16-bit configuration value
codes in a low-end system is usually a relatively small
number. These shortcomings provide an opportunity The encryption key generation typically inputs the
for a sophisticated thief to create a device that ‘grabs’ transmitter serial number and 64-bit manufacturer’s
a transmission and retransmits it later, or a device that code into the key generation algorithm (Figure 1-2).
quickly ‘scans’ all possible identification codes until the The manufacturer’s code is chosen by the system
correct one is found. manufacturer and must be carefully controlled as it is a
pivotal part of the overall system security.
The rfHCS362G/362F, on the other hand, employs the
KEELOQ code hopping technology coupled with a trans- The 16-bit synchronization counter is the basis behind
mission length of 66 bits to virtually eliminate the use of the transmitted code word changing for each transmis-
code ‘grabbing’ or code ‘scanning’. The high security sion; it increments each time a button is pressed. Due
level of the rfHCS362G/362F is based on patented to the code hopping algorithm’s complexity, each incre-
technology. A block cipher based on a block length of ment of the synchronization value results in about 50%
32 bits and a key length of 64 bits is used. The algo- of the bits changing in the transmitted code word.
rithm obscures the information in such a way that even
if the transmission information (before coding) differs
by only one bit from that of the previous transmission,
the next coded transmission will be completely differ-
ent. Statistically, if only one bit in the 32-bit string of
information changes, approximately 50 percent of the
coded transmission bits will change.

© 2011 Microchip Technology Inc. DS41189B-page 3

rfHCS362G/362F
Figure 1-3 shows how the key values in EEPROM are A transmitter must first be ‘learned’ by the receiver
used in the encoder. Once the encoder detects a button before its use is allowed in the system. Learning
press, it reads the button inputs and updates the syn- includes calculating the transmitter’s appropriate
chronization counter. The synchronization counter and encryption key, decrypting the received hopping code
encryption key are input to the encryption algorithm and storing the serial number, synchronization counter
and the output is 32 bits of encrypted information. This value and encryption key in EEPROM.
data will change with every button press, its value In normal operation, each received message of valid
appearing externally to ‘randomly hop around’, hence it format is evaluated. The serial number is used to deter-
is referred to as the hopping portion of the code word. mine if it is from a learned transmitter. If from a learned
The 32-bit hopping code is combined with the button transmitter, the message is decrypted and the synchro-
information and serial number to form the code word nization counter is verified. Finally, the button status is
transmitted to the receiver. The code word format is checked to see what operation is requested. Figure 1-4
explained in greater detail in Section 3.1. shows the relationship between some of the values
A receiver may use any type of controller as a decoder, stored by the receiver and the values received from
but it is typically a microcontroller with compatible firm- the transmitter.
ware that allows the decoder to operate in conjunction
with an rfHCS362G/362F based transmitter.
Section 7.0 provides detail on integrating the
rfHCS362G/362F into a system.

FIGURE 1-2: CREATION AND STORAGE OF ENCRYPTION KEY DURING PRODUCTION

Production rfHCS362
Programmer Transmitter
Serial Number EEPROM Array
Serial Number
Encryption Key
Sync Counter
Key .
Manufacturer’s Generation Encryption .
Code Algorithm Key .

DS41189B-page 4 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
FIGURE 1-3: BUILDING THE TRANSMITTED CODE WORD (ENCODER)

EEPROM Array
KEELOQ®
Encryption Key Encryption
Algorithm
Sync Counter

Serial Number

Button Press Serial Number 32 Bits

Information Encrypted Data

Transmitted Information

FIGURE 1-4: BASIC OPERATION OF RECEIVER (DECODER)

1 Received Information
EEPROM Array
Button Press Serial Number 32 Bits of Manufacturer Code
Information Encrypted Data

Check for Serial Number

2 Match
Sync Counter
Encryption Key

3
KEELOQ®
Decryption
Algorithm

Decrypted
Synchronization Check for
4 Match
Counter
Perform Function
5 Indicated by
button press

NOTE: Circled numbers indicate the order of execution.

© 2011 Microchip Technology Inc. DS41189B-page 5

rfHCS362G/362F
FIGURE 1-5: ASK EXAMPLE APPLICATIONS CIRCUIT

DS41189B-page 6 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
FIGURE 1-6: FSK EXAMPLE APPLICATIONS CIRCUIT

© 2011 Microchip Technology Inc. DS41189B-page 7

rfHCS362G/362F
2.0 DEVICE DESCRIPTION FIGURE 2-1: rfHCS362 BLOCK DIAGRAM
The block diagram in Figure 2-1 shows the internal Oscillator Power
configuration with the top half representing the encoder RESET Circuit
Latching
and
and the bottom half the UHF transmitter. Note that con- LED Controller
Switching
LED Driver
nections between the encoder and transmitter are RFEN
made external to the device for more versability. PLL Driver

Typical application circuits are shown in Figure 1-5 and

Figure 1-6. The rfHCS362G/362F requires only the EEPROM Encoder
addition of push button switches and few external com-
ponents for use as a transmitter in your security appli- DATA
cation. See Table 2-1 for pinout description. Figure 2-2 32-bit Shift Register
shows the device I/O circuits.
VSS SHIFT
Button Input Port
VDD

S3 S2 S1 S0

DATAFSK (1)

FSKOUT (1)
Mode
RFENIN Control FSK Switch
Logic

Divide Crystal
CLKOUT Oscillator XTAL
by 4

Phase
Detector
VDDRF and
Charge Pump
VSSRF
LF
Fixed
Divide Voltage
by 32 Controlled
Oscillator
(VCO)

Power
PS/DATAASK Amplifier
(PA)

ANT2 ANT1

Note 1: rfHCS362F only.

DS41189B-page 8 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
TABLE 2-1: rfHCS362G/362F PINOUT DESCRIPTION

SOIC SSOP I/O/P

Name Description
Pin # Pin # Type
ANT1 10 11 O Antenna connection to differential power amplifier output, open
collector.
ANT2 9 10 O Antenna connection to differential power amplifier output, open
collector.
CLKOUT 6 7 O Clock output.
DATA 17 19 I/O Encoder data output pin or serial programming.
DATAFSK — 15 I FSK data input.
FSKOUT — 16 O FSK crystal pulling output.
LED/SHIFT 2 2 I/O Current limited LED driver. Input sampled before LED driven.
LF 13 14 — External loop filter connection. Common node of charge pump
output and VCO tuning input.
PS/DATAASK 7 8 I Power select and ASK data input.
RFENIN 5 6 I Transmitter and CLKOUT enable. Internal pull-down.
S0 3 3 I Switch input 0 with internal pull-down.
S1 4 4 I Switch input 1 with internal pull-down.
S2 15 17 I Switch input 2 with internal pull-down or Schmitt Trigger clock
input during serial programming.
S3/RFEN 16 18 I/O Switch input 3 with internal pull-down or RF enable output as
selected by RFEN option in configuration word SEED_3.
VDD 1 1 P Positive supply for encoder
VDDRF 8 9 P Positive supply for transmitter.
VSS 18 20 P Ground reference for encoder
VSSRF 11 12 P Ground reference for transmitter.
XTAL 14 5 I Transmitter crystal connection to Colpitts type crystal oscillator.
Legend: I = input, O = output, I/O = input/output, P = power

© 2011 Microchip Technology Inc. DS41189B-page 9

rfHCS362G/362F
FIGURE 2-2: I/O CIRCUITS 2.1 Encoder Architectural Overview
S0, S1, S2, RFENIN
Inputs 2.1.1 ONBOARD EEPROM
RS The rfHCS362G/362F has an onboard nonvolatile
EEPROM which is used to store user programmable
data. The data can be programmed at the time of pro-
duction and includes the security-related information
VDD
such as encoder keys, serial numbers, discrimination
RFEN and seed values. All the security related options
PFET
are read protected. The rfHCS362G/362F has built-in
protection against counter corruption. Before every
S3 Input/
RFEN Output EEPROM write, the internal circuitry also ensures that
RS
the high voltage required to write to the EEPROM is at
VDD an acceptable level.

PFET
DATA 2.1.2 INTERNAL RC OSCILLATOR
The rfHCS362G/362F has an onboard RC oscillator
NFET that controls all the logic output timing characteristics.
The oscillator frequency varies within ±10% of the
nominal value (once calibrated over a voltage range of
DATA I/O 2V – 3.5V or 3.5V – 6.3V). All the timing values
specified in this document are subject to the oscillator
RDATA variation.

FIGURE 2-3: TYPICAL rfHCS362G/362F

LED output SHIFT
NORMALIZED OSCILLATOR
SHIFT input
PERIOD VS. TEMPERATURE
RL RH 1.10
1.08
LEDL LEDH 1.06
NFET NFET
1.04
1.02
1.00
FSKOUT OUTPUT ANT1, ANT2 outputs 0.98
0.96
0.94
NFET
0.92
0.90
RFENIN input -50-40-30-20-10 0 10 20 30 40 50 6070 80 90
Temperature °C VDD Legend
= 2.0V
= 3.0V
VDDRF Change
= 6.0V
Pump
LF 200Ω
Note: Values are for calibrated oscillator
XTAL 200Ω
VCO

V DATAFSK input 5 pF

VDDRF VDDRF

V 20 μA
CLKOUT PFET
output
PS/DATAASK PS
NFET
PLL Lock

DS41189B-page 10 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
2.1.3 LOW VOLTAGE DETECTOR FIGURE 2-5: rfHCS362 VLOW DETECTOR
(TYPICAL)
A low battery voltage detector onboard the rfHCS362G/
362F can indicate when the operating voltage drops
below a predetermined value. There are eight options 5.5
available depending on the VLOW[0..2] configuration 5.3
5.1
options. The options provided are:
4.9
000 - 2.0V 100 - 4.0V 4.7

VDD (V)
4.5
001 - 2.1V 101 - 4.2V 4.3
4.1
010 - 2.2V 110 - 4.4V 3.9
011 - 2.3V 111 - 4.6V 3.7
3.5
-40 -25 -10 5 20 35 50 65 80
FIGURE 2-4: rfHCS362 VLOW DETECTOR
(TYPICAL) Temperature (°C)
VLOW Option
2.7
◆ = 100
2.5 ■ = 101
▲ = 110
2.3 ✖ = 111
VDD (V)

2.1

1.9 The output of the low voltage detector is transmitted in

1.7
each code word, so the decoder can give an indication
to the user that the transmitter battery is low. Operation
1.5 of the LED changes as well to further indicate that the
-40 -25 -10 5 20 35 50 65 80 battery is low and needs replacing.

Temperature (°C)
VLOW Option
◆ = 000
■ = 001
▲ = 010
✖ = 011

© 2011 Microchip Technology Inc. DS41189B-page 11

rfHCS362G/362F
3.0 ENCODER OPERATION FIGURE 3-1: BASIC FLOW DIAGRAM OF
THE DEVICE OPERATION
The rfHCS362G/362F will wake-up upon detecting a
switch closure and then delay for switch debounce
(Figure 3-1). The synchronization information, fixed START
information and switch information will be encrypted to
form the hopping code. The encrypted or hopping code
portion of the transmission will change every time a Sample Buttons
button is pressed, even if the same button is pushed
again. Keeping a button pressed for a long time will
result in the same code word being transmitted until the Get Config.
button is released or time-out occurs.
The time-out time can be selected with the time-out
(TIMOUT[0..1]) configuration option. This option Seed Yes Read
allows the time-out to be disabled or set to 0.8 s, 3.2 s TX? Seed
or 25.6 s. When a time-out occurs, the device will go
No
into SLEEP mode to protect the battery from draining
when a button gets stuck. Increment
If in the transmit process, and a new button is pressed, Counter
the current code word will be aborted. A new code word
will be transmitted and the time-out counter will RESET.
If all the buttons are released, the minimum code words Encrypt
will be completed. The minimum code words can be set
to 1, 2, 4 or 8 using the Minimum Code Words
(MTX[0..1]) configuration option. If the time for trans- Transmit
mitting the minimum code words is longer than the
time-out time, the device will not complete the minimum
code words.
Yes
Note: If multiple buttons are pressed and one Time-out
is released, it will not have any effect
on the code word. If no buttons remain
No
pressed the minimum code words will
be completed and the power-down will No
occur. MTX STOP
A code that has been transmitted will not occur again
for more than 64K transmissions. This will provide
Yes
more than 18 years of typical use before a code is
repeated based on 10 operations per day. Overflow
No
information programmed into the encoder can be used Buttons Yes
by the decoder to extend the number of unique trans-
missions to more than 192K.
No
Yes Yes
Seed Seed
Time Button

No No

No New
Buttons

Yes

DS41189B-page 12 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
3.1 Transmission Modulation Format configuration option. The Header Time can be set to
3 TE or 10 TE with the Header Select (HEADER) config-
The rfHCS362 transmission is made up of several code uration option.
words. Each code word consists of a preamble, a
header and data (see Figure 3-2). There are two different modulation formats available on
the rfHCS362 that can be set using the Modulation
The code words are separated by a Guard Time that Select (MOD) configuration option:
can be set to 0 ms, 6.4 ms, 25.6 ms or 76.8 ms with the
Guard Time Select (GUARD[0..1]) configuration • Pulse Width Modulation (PWM)
option. All other timing specifications for the modulation • Manchester Encoding
formats are based on a basic timing element (TE). This Modulation formats are shown in Figure 3-3 and
Timing Element can be set to 100 μs, 200 μs, 400 μs Figure 3-4. Code word data formats are shown in
or 800 μs with the Baud Rate Select (BSEL[0..1]) Figure 3-6.

FIGURE 3-2: CODE WORD TRANSMISSION SEQUENCE

1 CODE WORD

Preamble Header Encrypt Fixed Guard Preamble Header Encrypt

FIGURE 3-3: PULSE WIDTH MODULATION TRANSMISSION FORMAT

TE TE TE

LOGIC "0"

LOGIC "1"

TBP

1 16

31 TE Preamble 3/10
TE Encrypted Fixed Code Guard
Header Portion Portion Time

FIGURE 3-4: MANCHESTER TRANSMISSION FORMAT

TE TE

LOGIC "0"

LOGIC "1"
TBP
START bit
bit 0 bit 1 bit 2 STOP bit

1 2 16

Preamble Header Encrypted Fixed Code Guard

Portion Portion Time

© 2011 Microchip Technology Inc. DS41189B-page 13

rfHCS362G/362F
3.1.1 CODE HOPPING DATA
The hopping portion is calculated by encrypting the
counter, discrimination value and function code with the
Encoder Key (KEY). The counter is 16 bits wide. The
discrimination value is 10 bits wide. There are 2 coun-
ter overflow bits (OVR) that are cleared when the coun-
ter wraps to 0. The rest of the 32 bits are made up of
the function code also known as the button inputs.

3.1.2 FIXED CODE DATA

The 32 bits of fixed code consist of 28 bits of the serial
number (SER) and another copy of the function code.
This can be changed to contain the whole 32-bit serial
number with the Extended Serial Number (XSER) con-
figuration option.

3.1.3 MINIMUM CODE WORDS

MTX[0..1] configuration bits selects the minimum
number of code words that will be transmitted. If the
button is released after 1.6 s (or greater) and MTX code
words have been transmitted, the code word being
transmitted will be terminated. The possible values are:
00 - 1
01 - 2
10 - 4
11 - 8

3.1.4 STATUS INFORMATION

The status bits will always contain the output of the Low
Voltage detector (VLOW), the Cyclic Redundancy
Check (CRC) bits (or TIME bits depending on CTSEL)
and the Button Queue information.

3.1.4.1 Low Voltage Detector Status (VLOW)

The output of the low voltage detector is transmitted
with each code word. If VDD drops below the selected
voltage, a logic ‘1’ will be transmitted. The output of the
detector is sampled before each code word is transmit-
ted.

DS41189B-page 14 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
3.1.4.2 Button Queue Information (QUEUE) 01 - second activation
The queue bits indicate a button combination was 10 - third activation
pressed again within 2 s after releasing the previous 11 - from fourth activation on
activation. Queuing or repeated pressing of the same
buttons (or button combination) is detected by the 3.1.4.3 Time BITS
rfHCS362 button debouncing circuitry.
The time bits (Figure 3-5) indicate the duration that the
The Queue bits are added as the last two bits of the inputs were activated:
standard code word. The queue bits are a 2-bit counter
00 - immediate
that does not wrap. The counter value starts at ‘00b’
01 - after 0.8 s
and is incremented if a button is pushed within 2 s of
10 - after 1.6 s
the previous button press. The current code word is ter-
11 - after 2.4 s
minated when the buttons are queued. This allows
additional functionality for repeated button presses. The TIME bits are incremented every 0.8 s and will not
wrap once it reaches ‘11’.
The button inputs are sampled every 6.4 ms during this
2 s period. Time information is alternative to the CRC bits availabil-
ity and is selected by the CTSEL configuration bit.
00 - first activation

FIGURE 3-5: TIME BITS OPERATION

S[3210]

Time bits = 00 Time bits set internally to 01 Time bits set internally to 10

DATA

TTD Time bits actually output Time bits actually output

Time
0s 0.8 s 1.6 s 2.4 s

= One Code Word

3.1.4.4 Cyclic Redundancy Check (CRC)

The CRC bits are calculated on the 65 previously trans- Warning: The CRC may be wrong when the battery
mitted bits. The decoder can use the CRC bits to check voltage is near the selected VLOW trip point.
the data integrity before processing starts. The CRC This may happen because VLOW is sam-
can detect all single bit errors and 66% of double bit pled twice each transmission, once for the
errors. The CRC is computed as follows: CRC calculation and once when VLOW is
transmitted. VDD tends to move slightly dur-
EQUATION 3-1: CRC Calculation ing a transmission which could lead to a dif-
ferent value for VLOW being used for the
CRC [ 1 ] n + 1 = CRC [ 0 ] n ⊕ Di n CRC calculation and the transmission.

and Work around: If the CRC is incorrect,

CRC [ 0 ] n + 1 = ( CRC [ 0 ] n ⊕ Di n ) ⊕ CRC [ 1 ] n recalculate for the opposite value of VLOW.

with
CRC [ 1, 0 ] 0 = 0

and Din the nth transmission bit 0 ≤n ≤64

© 2011 Microchip Technology Inc. DS41189B-page 15

rfHCS362G/362F
FIGURE 3-6: CODE WORD DATA FORMAT
With XSER = 0, CTSEL = 0

Status Information Fixed Code Portion (32 bits) Encrypted Portion (32 bits)
(5 bits)
Synchronization
Counter
Counter
QUE CRC VLOW BUT SERIAL NUMBER BUT Overflow DISC 16 bits
2 bits 2 bits 1-bit 4 bits (28 bits) 4 bits 2 bits 10 bits 15 0

Q1 Q0 C1 C0 S2 S1 S0 S3 S2 S1 S0 S3 OVR1 OVR0

With XSER = 1, CTSEL = 0

Status Information Fixed Portion (32 bits) Encrypted Portion (32 bits)
(5 bits)
Synchronization
Counter
Counter
QUE CRC VLOW SERIAL NUMBER BUT Overflow DISC 16 bits
2 bits 2 bits 1-bit (32 bits) 4 bits 2 bits 10 bits 15 0

Q1 Q0 C1 C0 S2 S1 S0 S3 OVR1 OVR0

With XSER = 0, CTSEL = 1

Status Information Fixed Portion (32 bits) Encrypted Portion (32 bits)
(5 bits)
Synchronization
Counter
Counter
QUE TIME VLOW BUT SERIAL NUMBER BUT Overflow DISC 16 bits
2 bits 2 bits 1-bit 4 bits (28 bits) 4 bits 2 bits 10 bits 15 0

Q1 Q0 T1 T0 S2 S1 S0 S3 S2 S1 S0 S3 OVR1 OVR0

With XSER = 1, CTSEL = 1

Status Information Fixed Portion (32 bits) Encrypted Portion (32 bits)
(5 bits)
Synchronization
Counter
Counter
QUE TIME VLOW SERIAL NUMBER BUT Overflow DISC 16 bits
2 bits 2 bits 1-bit (32 bits) 4 bits 2 bits 10 bits 15 0

Q1 Q0 T1 T0 S2 S1 S0 S3 OVR1 OVR0

Transmission Direction LSB First

DS41189B-page 16 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
3.2 LED Output 3.3 Dual Encoder Operation
The LED pin will be driven LOW periodically while the The rfHCS362G/362F contains two encryption keys
rfHCS362 is transmitting data to power an external (for example derived from two different Manufacturer’s
LED. Codes), but only one Serial Number, one set of Dis-
The duty cycle (TLEDON/TLEDOFF) can be selected crimination bits, one 16-bit Synchronization Counter
between two possible values by the configuration and a single 60-bit Seed value. For this reason the
option (LED). rfHCS362G/362F can be used as an encoder in multi-
ple (two) applications as far as they share the same
configuration: transmission format, baud rate, header
FIGURE 3-7: LED OPERATION (LED = 1)
and guard settings. The SHIFT input pin (multiplexed
S[3210] with the LED output) is used to select between the two
TLEDON TLEDOFF encryption keys.
VDD > VLOW
A logic 1 on the SHIFT input pin selects the first encryp-
LED tion key.
TLEDON = 25 ms TLEDOFF = 500 ms A logic 0 on the SHIFT input pin will select the second
encryption key.
VDD < VLOW
FIGURE 3-9: USING DUAL ENCODER
LED OPERATION
The same configuration option determines whether
when the VDD Voltage drops below the selected VLOW VDD
trip point the LED will blink only once or stop blinking.

FIGURE 3-8: LED OPERATION (LED = 0)

S[3210] VDD
VDD > VLOW TLEDON TLEDOFF
LED/SHIFT

LED DATA

TLEDON = 200 ms TLEDOFF = 800 ms VSS 1 kΩ

VDD < VLOW
SHIFT

LED

Note: When the rfHCS362 encoder is used

as a Dual Encoder the LED pin is used
as a SHIFT input (Figure 3-9). In such
a configuration the LED is always ON
during transmission. To keep power
consumption low, it is recommended
to use a series resistor of relatively
high value. VLOW information is not
available when using the second
Encryption Key.

© 2011 Microchip Technology Inc. DS41189B-page 17

rfHCS362G/362F
FIGURE 3-10: SEED CODE WORD FORMAT
With QUEN = 1

Fixed Portion SEED Code

(9 bits) (60 bits)
QUE CRC VLOW BUT SEED
(2 bits) (2 bits) (1-bit) (4 bits)

Q1 Q0 C1 C0 1 1 1 1
Transmission Direction LSB First

3.4 Seed Code Word Data Format TABLE 3-1: SEED OPTIONS (SEEDC = 0)
A seed transmission transmits a unencrypted code Seed 1.6 s Delayed Seed
word that consists of 60 bits of fixed data that is stored
in the EEPROM. This can be used for secure learning SEED S[3210] S[3210]
of encoders or whenever a fixed code transmission is
00 - -
required. The seed code word further contains the
function code and the status information (VLOW, CRC 01 0101* 0001*
and QUEUE) as configured for normal code hopping 10 0101 0001
code words. The seed code word format is shown in
11 0101 -
Figure 3-10. The function code for seed code words is
always ‘1111b’. Note: *Limited Seed
Seed code words can be configured as follows:
TABLE 3-2: SEED OPTIONS (SEEDC = 1)
• Enabled permanently.
• Disabled permanently. Seed 3.2 s Delayed Seed
• Enabled until the synchronization counter is
SEED S[3210] S[3210]
greater than 7Fh, this configuration is often
referred to as Limited Seed. 00 - -
• The time before the seed code word is transmitted 01 1001* 0011*
can be set to 1.6 s or 3.2 s, this configuration is
often referred to as Delayed Seed. When this 10 1001 0011
option is selected, the rfHCS362 will transmit a 11 1001 -
code hopping code word for 1.6 s or 3.2 s, before Note: *Limited Seed
the seed code word is transmitted.
Example A): Selecting SEEDC = 1 and SEED = 11:
3.4.1 SEED OPTIONS makes SEED transmission available every time the
combination of buttons S3 and S0 is pressed simulta-
The button combination (S[3210]) for transmitting a
neously, but Delayed Seed mode is not available.
Seed code word can be selected with the Seed and
SeedC (SEED[0..1] and SEEDC) configuration Example B): Selecting SEEDC = 0 and SEED = 01:
options as shown in Table 3-1 and Table 3-2: makes SEED transmission available only for a limited
time (only up to 128 times). The combination of buttons
S2 and S0 produces an immediate transmission of the
SEED code. Pressing and holding for more than 1.6
seconds the S0 button alone produces the SEED code
word transmission (Delayed Seed).

DS41189B-page 18 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
3.5 RF Enable and Transmitter Interface
The S3/RFENOUT pin of the rfHCS362 can be config- transmitter crystal oscillator and PLL time to startup
ured to function as an RF Enable output signal. This is (TPLL). The RFENOUT signal will go LOW one guard
selected by the RF Enable Output (RFEN) configura- time after the end of the last code word.
tion option as described in Section 4.5.13. When When the RF Enable output is selected, the S3 pin can
enabled, this pin will be driven HIGH before data is still be used as a button input. However, only minimum
transmitted through the DATA pin. code words will be transmitted. An alternative solution
The RFENOUT and DATA pins are synchronized to for more than three push buttons can be the switching
interface with the transmitter. Figure 3-11 shows the diode circuit described in Section 1.2.
start-up sequence. A button is debounced and the In typical implementations of the rfHCS362G/362F, the
EEPROM counter advanced during the power-up delay encoder RFENOUT pin is connected to the transmitter
(TPU). Then the RFENOUT pin goes high to enable the RFENIN pin.
transmitter. The DATA output is delayed to give the

FIGURE 3-11: PLL INTERFACE

Button Press Button Release

S[3210]

RFENOUT

DATA
TPU TPLL TG
1st CODE WORD 2nd CODE WORD

Guard Time

© 2011 Microchip Technology Inc. DS41189B-page 19

rfHCS362G/362F
4.0 EEPROM MEMORY 4.1 KEY_0 - KEY_3
ORGANIZATION (64-bit Encryption Key)
The rfHCS362G/362F contains 288 bits (18 x 16-bit The 64-bit encryption key is used to create the
words) of EEPROM memory (Table 4-1). This encrypted message. This key is calculated and pro-
EEPROM array is used to store the encryption key grammed during production using a key generation
information and synchronization value. Further algorithm. The key generation algorithm may be differ-
descriptions of the memory array is given in the follow- ent from the KEELOQ algorithm. Inputs to the key gen-
ing sections. eration algorithm are typically the transmitter’s serial
number and the 64-bit manufacturer’s code. While the
TABLE 4-1: EEPROM MEMORY MAP key generation algorithm supplied from Microchip is the
typical method used, a user may elect to create their
Word own method of key generation.
Field Description
Address
4.2 SYNC (Synchronization Counter)
0 KEY1_0 64-bit Encryption Key1
(Word 0) LSB This is the 16-bit synchronization value that is used to
create the hopping code for transmission. This value
1 KEY1_1 64-bit Encryption Key1
will be incremented after every transmission.
(Word 1)
2 KEY1_2 64-bit Encryption Key1 4.3 SEED_0, SEED_1, SEED_2,
(Word 2) and SEED 3 (Seed Word)
3 KEY1_3 64-bit Encryption Key1
(Word 3) MSB This is the four word (60 bits) seed code that will be
transmitted when seed transmission is selected. This
4 KEY2_0 64-bit Encryption Key2
allows the system designer to implement the secure
(Word 0) LSB
learn feature or use this fixed code word as part of a dif-
5 KEY2_1 64-bit Encryption Key2 ferent key generation/tracking process or purely as a
(Word 1) fixed code transmission.
6 KEY2_2 64-bit Encryption Key2
Note: Upper four Significant bits of SEED_3 con-
(Word 2)
tains extra configuration information (see
7 KEY2_3 64-bit Encryption Key2 Table 4-5).
(Word 3) MSB
8 SEED_0 Seed value (Word 0) 4.4 SERIAL_0, SERIAL_1
LSB (Encoder Serial Number)
9 SEED_1 Seed value (Word 1) SERIAL_0 and SERIAL_1 are the lower and upper
10 SEED_2 Seed value (Word 2) words of the device serial number, respectively. There
11 Seed value (Word 3) are 32 bits allocated for the serial number and a select-
SEED_3
MSB able configuration bit determines whether 32 or 28 bits
will be transmitted. The serial number is meant to be
12 CONFIG_0 Configuration Word unique for every transmitter.
(Word 0)
13 CONFIG_1 Configuration Word
(Word 1)
14 SERIAL_0 Serial Number
(Word 0) LSB
15 SERIAL_1 Serial Number
(Word 1) MSB
16 SYNC Synchronization counter
17 RES Reserved – Set to zero

DS41189B-page 20 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
TABLE 4-2: CONFIG_0

Bit
Field Description Values
Address
0 OSC_0 Oscillator adjust 0000 - nominal
1 OSC_1 1000 - fastest
0111 - slowest
2 OSC_2
3 OSC_3
4 VLOW_0 VLOW select nominal values
5 VLOW_1 000 - 2.0V 100 - 4.0V
6 VLOW_2 001 - 2.1V 101 - 4.2V
010 - 2.2V 110 - 4.4V
011 - 2.3V 111 - 4.6V
7 BSEL_0 Bit rate select 00 - TE = 100 μs
8 BSEL_1 01 - TE = 200 μs
10 - TE = 400 μs
11 - TE = 800 μs
9 MTX_0 Minimum number of code 00 - 1
10 words 01 - 2
MTX_1
10 - 4
11 - 8
11 GUARD_0 Guard time select 00 - 0 ms (1 TE)
12 GUARD_1 01 - 6.4 ms + 2 TE
10 - 25.6 ms + 2 TE
11 - 76.8 ms + 2 TE
13 TIMOUT_0 Time-out select 00 - No Time-out
14 TIMOUT_1 01 - 0.8 s to 0.8 s + 1 code word
10 - 3.2 s to 3.2 s + 1 code word
11 - 25.6 s to 25.6 s + 1 code word
15 CTSEL CTSEL 0 = TIME bits
1 = CRC bits

4.5 Configuration Words 4.5.3 BSEL[0..1]

There are 36 configuration bits stored in the EEPROM The basic timing element TE, determines the actual
array. They are used by the device to determine trans- transmission Baud Rate. This translates to different
mission speed, format, delays and Guard times. They code word lengths depending on the encoding format
are grouped in three Configuration Words: selected (Manchester or PWM), the Header length
CONFIG_0, CONFIG_1 and the upper nybble of the selection and the Guard time selection, from approxi-
SEED_3 word. A description of each of the bits follows mately 40 ms up to 220 ms. Refer to Table 4-2 for bit
this section. rate configuration. Refer to Figure 10-3 through
Figure 10-6 for code word timing.
4.5.1 OSC
4.5.4 MTX[0..1]
The internal oscillator can be tuned to ±10%. (0000
selects the nominal value, 1000 the fastest value and MTX selects the minimum number of code words that
0111 the slowest). When programming the device, it is will be transmitted. A minimum of 1, 2, 4 or 8 code
the programmer’s responsibility to determine the opti- words will be transmitted.
mal calibration value.
Note: If MTX and BSEL settings in combination
require a transmission sequence to
4.5.2 VLOW[0..2]
exceed the TIMOUT setting, TIMOUT will
The low voltage threshold can be programmed to be take priority.
any of the values shown in Table 4-2.

© 2011 Microchip Technology Inc. DS41189B-page 21

rfHCS362G/362F
TABLE 4-3: CONFIG_1

Bit
Field Description Values
Address
0 DISC_0 Discrimination bits DISC[9:0]
1 DISC_1
2 DISC_2
... ...
8 DISC_8
9 DISC_9
10 OVR_0 Overflow OVR[1:0]
11 OVR_1
12 XSER Extended Serial Number 0 - Disable
1 - Enable
13 SEEDC Seed Control 0 = Seed transmission on:
S[3210] = 0001 (delay 1.6 s)
S[3210] = 0101 (immediate)

1 = Seed transmission on:

S[3210] = 0011 (delay 3.2 s)
S[3210] = 1001 (immediate)

14 SEED_0 Seed options 00 - No Seed

15 01 - Limited Seed (Permanent and Delayed)
SEED_1
10 - Permanent and Delayed Seed
11 - Permanent Seed only

4.5.5 GUARD logical “1” the two overflow bits OVL0 and OVL1. The
overflow bits form part of the encrypted transmission,
The Guard time between code words can be set to 0 and therefore can be examined by receiver firmware.
ms, 6.4 ms, 25.6 ms and 76.8 ms. If during a series of Table 4-4 shows how the overflow bits act when they
code words, the output changes from Hopping Code to are set to one during initial device configuration.
Seed the Guard time will increase by 3 x TE.

4.5.6 TIMOUT[0..1] TABLE 4-4:

The transmission time-out can be set to 0.8 s, 3.2 s, Sync. Counter OVL0 OVL1
25.6 s or no time-out. After the time-out period, the
No overflow 1 1
encoder will stop transmission and enter a low power
0-FFFFH
Shutdown mode.
First overflow 0 1
4.5.7 DISC[0..9] 2nd 0-FFFFH
Second overflow 0 0
The discrimination bits are used to validate the
Third 0-FFFFH
decrypted code word. The discrimination value is typi-
cally programmed with the 10 Least Significant bits of Subsequent overflows 0 0
the serial number or a fixed value.
As can be seen from the table, the counter is effectively
extended by one bit, that is OVL0. In addition, OVL1
4.5.8 OVR[0..1]
provides indication of the second counter overflow.
The automatically incrementing synchronization coun- After the second overflow, OVL0 and OVL1 remain
ter is at the core of generating the varying code. Since zero, providing permanent evidence of the first and
the counter is limited to 16 bits, it overflows after 65536 second overflow events.
increments, after which the code hopping sequence
repeats. In practice, this allows 20+ operations per day
for ten years before repeating the sequence. In addi-
tion, two overflow bits allow the sequence to be
extended further. The feature is enabled by setting to

DS41189B-page 22 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
4.5.9 XSER In limited Seed mode, the device will output the seed if
the sync counter (Section 4.2) is from 00hex to 7Fhex.
If XSER is enabled a 32-bit serial number is transmit- For a counter higher than 7F, a normal hopping code
ted. If XSER is disabled a 28-bit serial number and a will be output.
4-bit function code are transmitted.
Note: Whenever a SEED code word is output,
4.5.10 SEED[0..1] the 4 function bits (Figure 3-10) will be set
to all ones [1,1,1,1].
The seed value which is transmitted on key combina-
tions (0011) and (1001) can be disabled, enabled or
4.5.11 SEEDC
enabled for a limited number of transmissions deter-
mined by the initial counter value. SEEDC selects between seed transmission on 0001
and 0101 (SEEDC = 0) and 0011 and 1001 (SEEDC
= 1). The delay before seed transmission is 1.6 s for
(SEEDC = 0) and 3.2 s for (SEEDC = 1).

TABLE 4-5: SEED_3

Bit
Field Description Values
Address
0 SEED_48 Seed Most Significant word —
1 SEED_49
2 SEED_50
... ...
9 SEED_57
10 SEED_58
11 SEED_59
12 LED LED output timing 0 = VBOT>VLOW
LED blink 200/800 ms
VBOT<VLOW
LED not blinking

1 = VBOT>VLOW
LED blink 25/500 ms
VBOT<VLOW
LED blink once
13 MOD Modulation Format 0 = PWM
1 = MANCHESTER
14 RFEN RF Enable/S3 multiplexing 0 - Enabled
(S3 only sensed 2 seconds after the last but-
ton is released)

1 - Disabled
(S3 same as other S inputs)
15 HEADER PWM Header Length 0 = short Header, TH = 3 x TE
1 = standard Header, TH = 10 x TE

© 2011 Microchip Technology Inc. DS41189B-page 23

rfHCS362G/362F
4.5.12 HEADER mission. If disabled S3 functions the same as the other
S inputs. For typical implementation of the rfHCS362G/
When PWM mode is selected the header length (low 362F the RFEN bit = 0.
time between preamble and data bits start) can be set
to 10 x TE or 3 x TE. The 10 x TE mode is recommended 4.6 SYNCHRONOUS MODE
for compatibility with previous KEELOQ encoder mod-
els. In Manchester mode, the header length is fixed and In Synchronous mode, the code word can be clocked
set to 4 x TE. out on DATA using S2 as a clock. To enter Synchro-
nous mode, S2 must be taken HIGH and then DATA
4.5.13 RFEN and S0 or S1 are taken HIGH. After Synchronous mode
is entered, DATA and S2 must be taken LOW. The data
RFEN selects whether the RFEN output is enabled or
is clocked out on DATA on every falling edge of S2.
disabled. If enabled, S3 is only sampled 2 s after the
Auto-shutoff timer is not disabled in Synchronous
last button is released and at the start of the first trans-
mode. Refer to Figure 4-1 and Figure 4-2.

FIGURE 4-1: SYNCHRONOUS TRANSMISSION MODE

TPS TPH1 TPH2 t = 50ms 35 pulses on S2 Preamble Header Data

DATA

S2

S0 or S1 “01,10,11”

TRFON
RFEN

FIGURE 4-2: CODE WORD ORGANIZATION (SYNCHRONOUS TRANSMISSION MODE)

Fixed Portion Encrypted Portion

QUEUE CRC Vlow Button Serial Number Button DISC+ OVR Sync Counter
(2 bits) (2 bits) (1-bit) Status (28 bits) Status (12 bits) (16 bits)
S2 S1 S0 S3 S2 S1 S0 S3
69 Data bits LSb
MSb Transmitted
LSb first.

DS41189B-page 24 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
5.0 PROGRAMMING THE cycle to complete. This delay can take up to Twc. At the
end of the programming cycle, the device can be veri-
rfHCS362G/362F
fied (Figure 5-2) by reading back the EEPROM. Read-
When using the rfHCS362G/362F in a system, the user ing is done by clocking the S2 line and reading the data
will have to program some parameters into the device, bits on DATA. For security reasons, it is not possible to
including the serial number and the secret key before it execute a Verify function without first programming the
can be used. The programming cycle allows the user to EEPROM. A Verify operation can only be done
input all 288 bits in a serial data stream, which are then once, immediately following the Program cycle.
stored internally in EEPROM. Programming will be
initiated by forcing the DATA line HIGH, after the S2 line Note: To ensure that the device does not
has been held HIGH for the appropriate length of time accidentally enter Programming mode,
(Table 10-3 and Figure 5-1). After the Program mode is DATA should never be pulled high by
entered, a delay must be provided to the device for the the circuit connected to it. Special care
automatic bulk write cycle to complete. This will write all should be taken when driving circuits
locations in the EEPROM to an all zeros pattern includ- other than the RFENIN.
ing the OSC calibration bits.
The device can then be programmed by clocking in 16
bits at a time, using S2 as the clock line and DATA as
the data in-line. After each 16-bit word is loaded, a pro-
gramming delay is required for the internal program

FIGURE 5-1: PROGRAMMING WAVEFORMS

Enter Program
Mode TPBW
TCLKH TDS TWC
S2 (S3)
(Clock)
TPS TPH1
TCLKL TDH
DATA
Bit 0 Bit 1 Bit 2 Bit 3 Bit 14 Bit 15 Bit 16 Bit 17
(Data)

TPH2 Data for Word 0 (KEY_0) Data for Word 1

Repeat for each word (18 times)
Note 1: Unused button inputs to be held to ground during the entire programming sequence.
2: The VDD pin must be taken to ground after a Program/Verify cycle.

FIGURE 5-2: VERIFY WAVEFORMS

End of Programming Cycle Beginning of Verify Cycle

Data from Word 0

DATA
Bit286 Bit287 Bit 0 Bit 1 Bit 2 Bit 3 Bit 14 Bit 15 Bit 16 Bit 17 Bit286 Bit287
(Data)
TWC TDV
S2 (S3)
(Clock)

Note: If a Verify operation is to be done, then it must immediately follow the Program cycle.

© 2011 Microchip Technology Inc. DS41189B-page 25

rfHCS362G/362F
6.0 UHF ASK/FSK TRANSMITTER 6.2 Supply Voltage (VDDRF, VSSRF)
Pins VDDRF and VSSRF supply power and ground
6.1 Transmitter Operation
respectively to the transmitter. These power pins are
The transmitter is a fully integrated UHF ASK/FSK separate from power supply pins VDD and VSS to the
transmitter consisting of crystal oscillator, Phase- encoder.
Locked Loop (PLL), open-collector differential-output
Layout Considerations - Provide low impedance
Power Amplifier (PA), and mode control logic. External
power and ground traces to minimize spurious emis-
components consist of bypass capacitors, crystal, and
sions. A two-sided PCB with a ground plane on the
PLL loop filter. The rfHCS362G is capable of Amplitude
bottom layer is highly recommended. Separate
Shift Keying (ASK) modulation. The rfHCS362F is
bypass capacitors should be connected as close as
capable of ASK or Frequency Shift Keying (FSK) mod-
possible to each of the supply pins VDD and VDDRF.
ulation by employing an internal FSK switch to pull the
Connect VSS and VSSRF to the ground plane using
transmitter crystal via a second load capacitor.
separate PCB vias. Do not share a PCB via with mul-
Figure 2-1 shows the internal structure of the transmit- tiple ground traces.
ter. Transmitter connections are independent from the
encoder to provide for maximum design flexibility. 6.3 Crystal Oscillator
Example application circuits for ASK or FSK modula-
tion are presented in Section 1.2. The transmitter crystal oscillator is a Colpitts oscillator
that provides the reference frequency to the PLL. It is
The rfHCS362G/362F are radio frequency (RF) emit- independent from the encoder oscillator. An external
ting devices. Wireless RF devices are governed by a crystal or AC coupled reference signal is connected to
country’s regulating agency. For example, in the United the XTAL pin. The transmit frequency is fixed and
States it is the Federal Communications Committee determined by the crystal frequency according to the
(FCC) and in Europe it is the European Conference of formula:
Postal and Telecommunications Administrations
(CEPT). It is the responsibility of the designer to ensure
that their end product conforms to rules and regulations
of the country of use and/or sale.
f transmit = f XTAL × 32
RF devices require correct board level implementa-
tion in order to meet regulatory requirements. Layout Due to the flexible selection of transmit frequency, the
considerations are listed at the end of each subsec- resulting crystal frequency may not be a standard off-
tion. It is best to place a ground plane on the PCB to the-shelf value. Therefore, for some carrier frequencies
reduce radio frequency emissions and cross talk. the designer will have to consult a crystal manufacturer
and have a custom crystal manufactured. Crystal
parameters are listed in Table 6-1. For background
information on crystal selection see Application Note
AN588, PIC® Microcontroller Oscillator Design Guide,
and AN826 Crystal Oscillator Basics and Crystal Selec-
tion for rfPIC™ and PIC MCU Devices.
The crystal oscillator start time (ton) is listed in
Table 10-7, Transmitter AC Characteristics.

TABLE 6-1: CRYSTAL PARAMETERS

Sym Characteristic Min Max Units Conditions

fXTAL Crystal Frequency 9.69 15 MHz Parallel Resonant Mode
CL Load Capacitance 10 15 pF
CO Shunt Capacitance — 7 pF
ESR Equivalent Series Resistance — 60 Ω
These values are for design guidance only.

DS41189B-page 26 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
6.3.1 CRYSTAL OSCILLATOR ASK FIGURE 6-1: EXAMPLE ASK EXTERNAL
OPERATION CRYSTAL CIRCUIT
The rfHCS362G/362F crystal oscillator can be config-
ured for ASK operation. Figure 6-1 shows an example
ASK circuit.
Capacitor C1 trims the crystal load capacitance to the XTAL
desired circuit load capacitance and places the crystal
on the desired frequency.

X1

rfHCS362G/
362F
C1

TABLE 6-2: XTAL OSC APPROXIMATE FREQ. VS. CAPACITANCE (ASK MODE) (1)

Predicted Frequency Transmit Frequency (MHz)

C1 PPM from 13.55 MHz
(MHz) (32 * fXTAL)
22 pF 13.551438 +106 433.646
39 pF 13.550563 +42 433.618
100 pF 13.549844 -12 433.595
150 pF 13.549672 -24 433.5895
470 pF 13.549548 -33 433.5856
1000 pF 13.549344 -48 433.579
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V,
fXTAL = 13.55 MHz

© 2011 Microchip Technology Inc. DS41189B-page 27

rfHCS362G/362F
6.3.2 CRYSTAL OSCILLATOR FSK
OPERATION
f max + f min
The rfHCS362F crystal oscillator can be configured for fc =
FSK operation. Figure 6-2 shows an example FSK cir- 2
cuit. Capacitors C1 and C2 achieve FSK modulation by
The frequency deviation of the transmit frequency is
pulling the crystal. When DATAFSK = 1, FSKOUT is
defined as:
high-impedance effectively coupling only capacitor C1
to the crystal and the resulting transmit frequency
equals fMAX. When DATAFSK = 0, FSKOUT is
grounded to VSSRF and will parallel capacitor C2 with f max − f min
Δf =
C1. The resulting transmit frequency will equal fMIN. 2
Selecting the appropriate values for C1 and C2 sets the
center frequency and frequency deviation. Capacitor
C1 sets fMAX and capacitors C1 and C2 in parallel set Layout considerations - Avoid parallel traces in order
fMIN. The graph in Figure 6-3 illustrates this relation- to reduce circuit stray capacitance. Keep traces as
ship. The transmit center frequency fC is defined as: short as possible. Isolate components to prevent cou-
pling. Use ground traces to isolate signals.

TABLE 6-3: TYPICAL TRANSMIT CENTER FREQUENCY AND FREQUENCY DEVIATION

(FSK MODE) (1)

C2 = 1000 pF C2 = 100 pF C2 = 47 pF

C1 (pF) Freq (MHz) / Dev (kHz) Freq (MHz) / Dev (kHz) Freq (MHz) / Dev (kHz)
22 433.612 / 34 433.619 / 27 433.625 / 21
33 433.604 / 25 433.610 / 19 433.614 / 14
39 433.598 / 20 433.604 / 14 433.608 / 10
47 433.596 / 17 433.601 / 11.5 433.604 / 8
68 433.593 / 13 433.598 / 9 433.600 / 5.5
100 433.587 / 8 — —
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V,
fXTAL = 13.55 MHz

FIGURE 6-2: EXAMPLE FSK EXTERNAL FIGURE 6-3: LOAD CAPACITANCE

CRYSTAL CIRCUIT VERSUS CHANGE IN
TRANSMITTED FREQUENCY

XTAL

Fmax
X1

Frequency
C2 (MHz)
FSKOUT
Fmin

C1
rfHCS362F

C1 C1||C2
DATAFSK = 1 DATAFSK = 0

Load Capacitance (pF)

DS41189B-page 28 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
6.4 Clock Output (CLKOUT) Second order effects on PLL performance is Phase
margin (φ) and Damping factor (ζ). Phase margin is a
The crystal oscillator feeds a divide-by-four circuit that measure of PLL stability. Choosing a phase margin that
provides a clock output at the CLKOUT pin. CLKOUT is too low will result in PLL instability. Choosing a higher
is slew-rate limited in order to keep spurious signal phase margin results in less ringing and faster lock time
emissions as low as possible. The voltage swing at the expense of higher spur levels. Loop filters are
(VCLKOUT) depends on the capacitive loading (CLOAD) typically designed for a total phase margin between 30
on the CLKOUT pin (2 VPP at 5 pF). and 70 degrees. The aim of the designer is to choose
Layout considerations - Shield each side of the clock a loop bandwidth and phase margin that gives the fast-
output trace with ground traces to isolate the CLK- est possible lock time and meets the spur level require-
OUT signal and reduce coupling. ments of the application.
Damping factor governs the second order transient
6.5 Phase-Locked Loop (PLL) response that determines the shape of the exponential
envelope of the natural frequency. The natural fre-
The PLL consists of a Phase-frequency Detector
quency, also called ringing frequency, is the frequency
(PFD), charge pump, Voltage-controlled Oscillator
of the VCO steering voltage as the PLL settles. Lock
(VCO), and fixed divide-by-32 divider. An external loop
time is proportional to damping factor and inversely
filter is connected to pin LF. The loop filter controls the
proportional to loop bandwidth.
dynamic behavior of the PLL, primarily lock time and
spur levels. The application determines the loop filter The application determines the loop filter component
requirements. requirements. For example, if the transmit frequency
selected is near band edges or restricted bands, spur
The rfHCS362 employs a charge pump PLL that offers
levels must be reduced to meet regulatory require-
many advantages over the classical voltage phase
ments. However, this will be at the expense of lock
detector PLL: infinite pull-in range and zero steady
time. For an FSK application, a larger damping factor
state phase error. The charge pump PLL allows the use
(≅ 1.0) is desired so that there is less overshoot in the
of passive loop filters that are lower cost and minimize
keying of FSK. For an ASK application, a damping fac-
noise. Charge pump PLLs have reduced flicker noise
tor = 0.707 results in less settling time and near opti-
thus limiting phase noise. Many of the classical texts on
mum noise performance.
PLLs do not cover this type of PLL, however, today this
is the most common type of PLL. This data sheet briefly Figure 6-4 shows an example passive second order
covers the general terms and design requirements for loop filter circuit. Table 6-4 gives example loop filter val-
the rfPIC. Detailed PLL design and operation is beyond ues for a crystal frequency of 13.56 MHz and transmit
the scope of this data sheet. For more information, the frequency of 433.92 MHz. Table 6-5 gives example
designer is referred to "PLL Performance, Simulation, loop filter values for a crystal frequency of 9.84375
and Design," Second Edition by Dean Banerjee ISBN MHz and transmit frequency of 315 MHz.
0970820704. Banerjee covers charge pump PLLs and
Layout considerations - Keep traces short and place
loop filter selection.
loop filter components as close as possible to the LF
The loop filter has a major impact on lock time and spur pin.
levels. Lock time is the time it takes the PLL to lock on
frequency. When the PLL is first powered on or is
changing frequencies, no data can be transmitted.
Lock time must be considered before data transmission
can begin. In addition to PLL lock time, the designer
must take into account the crystal oscillator start time of
approximately 1 ms. See Section 6.3 for more informa-
tion about the crystal oscillator. Reference spurs occur
at the carrier frequency plus and minus integer multi-
ples of the reference frequency. Phase noise refers to
noise generated by the PLL. Spur levels and phase
noise can increase the signal to noise ratio (SNR) of
the system and mask or degrade the transmitted sig-
nal.
The first order effect on PLL performance is loop band-
width. Loop bandwidth (ωc) is defined as the point
where the open loop phase transfer function equals 0
dB. Selecting a small loop bandwidth results in lower
spur levels but slower lock time. Selecting a larger loop
bandwidth results in a faster lock time but higher spur
levels.

© 2011 Microchip Technology Inc. DS41189B-page 29

rfHCS362G/362F
FIGURE 6-4: EXAMPLE LOOP FILTER
CIRCUIT

rfHCS362G/362F

LF

R1

C2 C1

TABLE 6-4: EXAMPLE LOOP FILTER VALUES FOR TRANSMIT FREQUENCY = 433.92 MHz (1)

Phase Margin 2nd Order

Fn (natural Calculated
C1 C2 R1 Loop BW (not counting damping
freq in Hz) Lock Time
sampling delay) factor
0.01 uF 390 pF 680 165 kHz 64 kHz 65 deg 1.37 47 μs
3900 pF 100 pF 1.5K 360 kHz 103 kHz 63 deg 1.89 29 μs
1500 pF 47 pF 2.7K 610 kHz 166 kHz 55 deg 2.10 18 μs
1000 pF 18 pF 4.7K 1.05 MHz 203 kHz 50 deg 3.0 15 μs
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V.

TABLE 6-5: EXAMPLE LOOP FILTER VALUES FOR TRANSMIT FREQUENCY = 315 MHz (1)

Phase Margin 2nd Order

Fn (natural Calculated
C1 C2 R1 Loop BW (not counting damping
freq in Hz) Lock Time
sampling delay) factor
3900 pF 390 pF 680 190 kHz 112 kHz 55 deg 0.94 27 μs
3900 pF 680 pF 680 175 kHz 112 kHz 47 deg 0.94 27 μs
3900 pF 1000 pF 680 155 kHz 112 kHz 39 deg 0.94 27 μs
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V.

DS41189B-page 30 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
6.6 Power Amplifier
The PLL output feeds the power amplifier (PA). The .
open-collector differential output (ANT1, ANT2) can be Note: PS/DATAASK is driven low when RFENIN = 0.
used to drive a loop antenna directly or converted to Make sure external circuitry on PS/DATAASK
single-ended output via an impenance matching net- does not conflict by driving the pin high. The
work or balanced-to-unbalanced (balun) transformer. encoder DATA output works because it is low if
Pins ANT1 and ANT2 are open-collector outputs and RFENOUT is low
must be pulled-up to VDDRF through the load.
The differential output of the PA should be matched to
an impedance of 800 to 1000 Ω. Failure to match the FIGURE 6-5: EXAMPLE ASK POWER
impedance may cause excessive spurious and har-
SELECT CIRCUIT
monic emissions. For more information see Application
Note AN831, Matching Small Loop Antennas to rfPIC VPS
rfHCS362G/362F

Devices. R1 20μA
DATA IN
The transmit output power can be adjusted in six dis- PS/DATAASK To power
crete steps from +2 dBm to -12 dBm by varying the volt- select
circuitry
age (VPS) at the PS/DATAASK pin. Figure 6-5 shows an
example voltage divider network for ASK operation and R2

Figure 6-6 for FSK operation.

For FSK operation, the PS/DATAASK pin only serves as
a Power Select (PS) pin. An internal 20 μA current
source pushes current through the PS/DATAASK pin
resulting in a voltage drop across resistor R2 at the VPS FIGURE 6-6: EXAMPLE FSK POWER
level selected for transmitter output power. VPS selects SELECT CIRCUIT
the PA bias current. Higher transmit power will draw
higher current. rfHCS362G/362F
VPS
For ASK operation, the function of the PS/DATAASK pin 20μA
is to turn the Power Amplifier (PA) on and off. Resistors
R1 and R2 form a voltage divider network to apply volt- PS/DATAASK To power
select
age VPS for the selected transmitter output power. If circuitry
maximum transmitter output is desired, the output of a
GP0 pin can be connected directly to PS/DATAASK. R2

Table 6-6 lists typical values for R1 and R2 for both the
ASK and FSK modes.

TABLE 6-6: POWER SELECT (1)

Transmitter Transmitter Power Select (PS) ASK FSK

Output Power Operating Current Voltage VPS
(dBm) (mA) (Volts) (2) R1 (Ω) R2 (Ω) (3) R2 (Ω)

+2 11.5 ≥2.0 2400 4700 ≥75K

-1 8.6 1.2 6800 4700 56K
-4 7.3 0.9 11K 4700 47K
-7 6.2 0.7 15K 4700 39K
-10 5.3 0.5 24K 4700 27K
-12 4.8 0.3 43K 4700 15K
-60 <4.8 <0.1 OPEN 4700 4700

© 2011 Microchip Technology Inc. DS41189B-page 31

rfHCS362G/362F
Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1,
VDDRF = 3V, fTRANSMIT = 433.92 MHz
2: VPS is actual voltage on PS/DATAASK pin.
3: The Power Select circuitry contains an internal 20 μA current source. To ensure that the transmitter output
power is at the minimum when transmitting a DATAASK = 0 (VSSRF), select the value of resistor R2 such
that the voltage drop across it is less than 0.1 volts.

DS41189B-page 32 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
6.7 Mode Control Logic
The mode control logic pin RFENIN controls the oper-
ation of the transmitter (Table 6-7). When RFENIN
goes high, the crystal oscillator starts up. The voltage
on the LF pin ramps up proportionally to the RF fre-
quency. The PLL can lock onto the frequency faster
than the starting up crystal can stabilize. When the LF
pin reaches 0.8V, the RF frequency is close to locked
on the crystal frequency. This initiates a 150 micro-
second delay to ensure that the PLL settles. After the
delay, the PS/DATAASK bias current and power ampli-
fier are enabled to start transmitting.
When RFENIN goes low, the transmitter goes into low
power Standby mode. The power amplifier is dis-
abled, the crystal oscillator stops, and the PS/DATA-
ASK pin is driven low. This will be a conflict if other
circuitry drives the PS/DATAASK pin high while RFENIN
is low. The encoder DATA pin is typically the only con-
nection to PS/DATAASK and it always drives DATA low
before RFENOUT goes low.
For most applications the RFENIN pin is connected
directly to the RFENOUT pin. The RFENIN pin has an
internal pull-down resistor.

TABLE 6-7: RFENIN PIN STATES

RFEN Description
0 Transmitter and CLKOUT in Standby
1 Transmitter and CLKOUT enabled

© 2011 Microchip Technology Inc. DS41189B-page 33

rfHCS362G/362F
7.0 INTEGRATING THE rfHCS362G/ FIGURE 7-1: TYPICAL LEARN
362F INTO THE SYSTEM SEQUENCE

Use of the rfHCS362G/362F in a system requires a Enter Learn

Mode
compatible decoder. This decoder is typically a micro-
controller with compatible firmware. Microchip will pro-
vide (via a license agreement) firmware routines that Wait for Reception
of a Valid Code
accept transmissions from the rfHCS362G/362F and
decrypt the hopping code portion of the data stream.
Generate Key
These routines provide system designers the means to from Serial Number
develop their own decoding system.
Use Generated Key
7.1 Learning a Transmitter to a to Decrypt
Receiver
Compare Discrimination
A transmitter must first be 'learned' by a decoder before Value with Fixed Value
its use is allowed in the system. Several learning strat-
egies are possible, Figure 7-1 details a typical learn
sequence. Core to each, the decoder must minimally Equal No
store each learned transmitter's serial number and cur- ?
rent synchronization counter value in EEPROM. Addi-
Yes
tionally, the decoder typically stores each transmitter's
Wait for Reception
unique encryption key. The maximum number of of Second Valid Code
learned transmitters will therefore be relative to the
available EEPROM. Use Generated Key
A transmitter's serial number is transmitted in the clear to Decrypt
but the synchronization counter only exists in the code
word's encrypted portion. The decoder obtains the Compare Discrimination
Value with Fixed Value
counter value by decrypting using the same key used
to encrypt the information. The KEELOQ algorithm is a
symmetrical block cipher so the encryption and decryp-
Equal No
tion keys are identical and referred to generally as the
encryption key. The encoder receives its encryption ?
key during manufacturing. The decoder is programmed Yes
with the ability to generate an encryption key as well as
all but one required input to the key generation routine; Counters No
typically the transmitter's serial number. Sequential
?
Figure 7-1 summarizes a typical learn sequence. The Yes
decoder receives and authenticates a first transmis- Learn
Learn successful Store: Unsuccessful
sion; first button press. Authentication involves gener-
ating the appropriate encryption key, decrypting, Serial number
validating the correct key usage via the discrimination Encryption key
bits and buffering the counter value. A second trans- Synchronization counter
mission is received and authenticated. A final check
verifies the counter values were sequential; consecu-
tive button presses. If the learn sequence is success- Exit
fully complete, the decoder stores the learned
transmitter's serial number, current synchronization
counter value and appropriate encryption key. From
now on the encryption key will be retrieved from
EEPROM during normal operation instead of recalcu-
lating it for each transmission received.
Certain learning strategies have been patented and
care must be taken not to infringe.

DS41189B-page 34 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
7.2 Decoder Operation 7.3 Synchronization with Decoder
Figure 7-2 summarizes normal decoder operation. The
(Evaluating the Counter)
decoder waits until a transmission is received. The The KEELOQ technology patent scope includes a
received serial number is compared to the EEPROM sophisticated synchronization technique that does not
table of learned transmitters to first determine if this require the calculation and storage of future codes. The
transmitter's use is allowed in the system. If from a technique securely blocks invalid transmissions while
learned transmitter, the transmission is decrypted providing transparent resynchronization to transmitters
using the stored encryption key and authenticated via inadvertently activated away from the receiver.
the discrimination bits for appropriate encryption key
Figure 7-3 shows a 3-partition, rotating synchronization
usage. If the decryption was valid the synchronization
window. The size of each window is optional but the
value is evaluated.
technique is fundamental. Each time a transmission is
authenticated, the intended function is executed and
FIGURE 7-2: TYPICAL DECODER the transmission's synchronization counter value is
OPERATION stored in EEPROM. From the currently stored counter
value there is an initial "Single Operation" forward win-
Start
dow of 16 codes. If the difference between a received
synchronization counter and the last stored counter is
within 16, the intended function will be executed on the
No Transmission single button press and the new synchronization coun-
Received ter will be stored. Storing the new synchronization
? counter value effectively rotates the entire synchroniza-
Yes tion window.
A "Double Operation" (resynchronization) window fur-
Does ther exists from the Single Operation window up to 32K
No Serial Number
Match codes forward of the currently stored counter value. It
? is referred to as "Double Operation" because a trans-
mission with synchronization counter value in this win-
Yes
dow will require an additional, sequential counter
Decrypt Transmission transmission prior to executing the intended function.
Upon receiving the sequential transmission the
Is decoder executes the intended function and stores the
No Decryption synchronization counter value. This resynchronization
Valid occurs transparently to the user as it is human nature
?
to press the button a second time if the first was unsuc-
Yes cessful.
Execute The third window is a "Blocked Window" ranging from
Is
No Counter Yes Command the double operation window to the currently stored
Within 16 and synchronization counter value. Any transmission with
? Update
Counter synchronization counter value within this window will
No be ignored. This window excludes previously used,
perhaps code-grabbed transmissions from accessing
Is the system.
No Counter
Within 32K
?
Note: The synchronization method described in
Yes this section is only a typical implementation
and because it is usually implemented in
Save Counter
in Temp Location firmware, it can be altered to fit the needs
of a particular system.

© 2011 Microchip Technology Inc. DS41189B-page 35

rfHCS362G/362F
FIGURE 7-3: SYNCHRONIZATION WINDOW
Entire Window
rotates to eliminate
use of previously
used codes
Blocked
Window
(32K Codes)
Stored
Synchronization
Counter Value
Double Operation
(resynchronization) Single Operation
Window Window
(32K Codes) (16 Codes)

DS41189B-page 36 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
8.0 DEVELOPMENT SUPPORT 8.1 MPLAB Integrated Development
Environment Software
The PIC® microcontrollers and dsPIC® digital signal
controllers are supported with a full range of software The MPLAB IDE software brings an ease of software
and hardware development tools: development previously unseen in the 8/16/32-bit
• Integrated Development Environment microcontroller market. The MPLAB IDE is a Windows®
operating system-based application that contains:
- MPLAB® IDE Software
• Compilers/Assemblers/Linkers • A single graphical interface to all debugging tools
- MPLAB C Compiler for Various Device - Simulator
Families - Programmer (sold separately)
- HI-TECH C for Various Device Families - In-Circuit Emulator (sold separately)
- MPASMTM Assembler - In-Circuit Debugger (sold separately)
- MPLINKTM Object Linker/ • A full-featured editor with color-coded context
MPLIBTM Object Librarian • A multiple project manager
- MPLAB Assembler/Linker/Librarian for • Customizable data windows with direct edit of
Various Device Families contents
• Simulators • High-level source code debugging
- MPLAB SIM Software Simulator • Mouse over variable inspection
• Emulators • Drag and drop variables from source to watch
- MPLAB REAL ICE™ In-Circuit Emulator windows
• In-Circuit Debuggers • Extensive on-line help
- MPLAB ICD 3 • Integration of select third party tools, such as
- PICkit™ 3 Debug Express IAR C Compilers
• Device Programmers The MPLAB IDE allows you to:
- PICkit™ 2 Programmer • Edit your source files (either C or assembly)
- MPLAB PM3 Device Programmer • One-touch compile or assemble, and download to
• Low-Cost Demonstration/Development Boards, emulator and simulator tools (automatically
Evaluation Kits, and Starter Kits updates all project information)
• Debug using:
- Source files (C or assembly)
- Mixed C and assembly
- Machine code
MPLAB IDE supports multiple debugging tools in a
single development paradigm, from the cost-effective
simulators, through low-cost in-circuit debuggers, to
full-featured emulators. This eliminates the learning
curve when upgrading to tools with increased flexibility
and power.

© 2011 Microchip Technology Inc. DS41189B-page 37

rfHCS362G/362F
8.2 MPLAB C Compilers for Various 8.5 MPLINK Object Linker/
Device Families MPLIB Object Librarian
The MPLAB C Compiler code development systems The MPLINK Object Linker combines relocatable
are complete ANSI C compilers for Microchip’s PIC18, objects created by the MPASM Assembler and the
PIC24 and PIC32 families of microcontrollers and the MPLAB C18 C Compiler. It can link relocatable objects
dsPIC30 and dsPIC33 families of digital signal control- from precompiled libraries, using directives from a
lers. These compilers provide powerful integration linker script.
capabilities, superior code optimization and ease of The MPLIB Object Librarian manages the creation and
use. modification of library files of precompiled code. When
For easy source level debugging, the compilers provide a routine from a library is called from a source file, only
symbol information that is optimized to the MPLAB IDE the modules that contain that routine will be linked in
debugger. with the application. This allows large libraries to be
used efficiently in many different applications.
8.3 HI-TECH C for Various Device The object linker/library features include:
Families • Efficient linking of single libraries instead of many
The HI-TECH C Compiler code development systems smaller files
are complete ANSI C compilers for Microchip’s PIC • Enhanced code maintainability by grouping
family of microcontrollers and the dsPIC family of digital related modules together
signal controllers. These compilers provide powerful • Flexible creation of libraries with easy module
integration capabilities, omniscient code generation listing, replacement, deletion and extraction
and ease of use.
For easy source level debugging, the compilers provide 8.6 MPLAB Assembler, Linker and
symbol information that is optimized to the MPLAB IDE Librarian for Various Device
debugger. Families
The compilers include a macro assembler, linker, pre-
MPLAB Assembler produces relocatable machine
processor, and one-step driver, and can run on multiple
code from symbolic assembly language for PIC24,
platforms.
PIC32 and dsPIC devices. MPLAB C Compiler uses
the assembler to produce its object file. The assembler
8.4 MPASM Assembler generates relocatable object files that can then be
The MPASM Assembler is a full-featured, universal archived or linked with other relocatable object files and
macro assembler for PIC10/12/16/18 MCUs. archives to create an executable file. Notable features
of the assembler include:
The MPASM Assembler generates relocatable object
files for the MPLINK Object Linker, Intel® standard HEX • Support for the entire device instruction set
files, MAP files to detail memory usage and symbol • Support for fixed-point and floating-point data
reference, absolute LST files that contain source lines • Command line interface
and generated machine code and COFF files for • Rich directive set
debugging.
• Flexible macro language
The MPASM Assembler features include: • MPLAB IDE compatibility
• Integration into MPLAB IDE projects
• User-defined macros to streamline
assembly code
• Conditional assembly for multi-purpose
source files
• Directives that allow complete control over the
assembly process

DS41189B-page 38 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
8.7 MPLAB SIM Software Simulator 8.9 MPLAB ICD 3 In-Circuit Debugger
The MPLAB SIM Software Simulator allows code
System
development in a PC-hosted environment by simulat- MPLAB ICD 3 In-Circuit Debugger System is Micro-
ing the PIC MCUs and dsPIC® DSCs on an instruction chip's most cost effective high-speed hardware
level. On any given instruction, the data areas can be debugger/programmer for Microchip Flash Digital Sig-
examined or modified and stimuli can be applied from nal Controller (DSC) and microcontroller (MCU)
a comprehensive stimulus controller. Registers can be devices. It debugs and programs PIC® Flash microcon-
logged to files for further run-time analysis. The trace trollers and dsPIC® DSCs with the powerful, yet easy-
buffer and logic analyzer display extend the power of to-use graphical user interface of MPLAB Integrated
the simulator to record and track program execution, Development Environment (IDE).
actions on I/O, most peripherals and internal registers.
The MPLAB ICD 3 In-Circuit Debugger probe is con-
The MPLAB SIM Software Simulator fully supports nected to the design engineer's PC using a high-speed
symbolic debugging using the MPLAB C Compilers, USB 2.0 interface and is connected to the target with a
and the MPASM and MPLAB Assemblers. The soft- connector compatible with the MPLAB ICD 2 or MPLAB
ware simulator offers the flexibility to develop and REAL ICE systems (RJ-11). MPLAB ICD 3 supports all
debug code outside of the hardware laboratory envi- MPLAB ICD 2 headers.
ronment, making it an excellent, economical software
development tool. 8.10 PICkit 3 In-Circuit Debugger/
Programmer and
8.8 MPLAB REAL ICE In-Circuit
PICkit 3 Debug Express
Emulator System
The MPLAB PICkit 3 allows debugging and program-
MPLAB REAL ICE In-Circuit Emulator System is ming of PIC® and dsPIC® Flash microcontrollers at a
Microchip’s next generation high-speed emulator for most affordable price point using the powerful graphical
Microchip Flash DSC and MCU devices. It debugs and user interface of the MPLAB Integrated Development
programs PIC® Flash MCUs and dsPIC® Flash DSCs Environment (IDE). The MPLAB PICkit 3 is connected
with the easy-to-use, powerful graphical user interface of to the design engineer's PC using a full speed USB
the MPLAB Integrated Development Environment (IDE), interface and can be connected to the target via an
included with each kit. Microchip debug (RJ-11) connector (compatible with
The emulator is connected to the design engineer’s PC MPLAB ICD 3 and MPLAB REAL ICE). The connector
using a high-speed USB 2.0 interface and is connected uses two device I/O pins and the reset line to imple-
to the target with either a connector compatible with in- ment in-circuit debugging and In-Circuit Serial Pro-
circuit debugger systems (RJ11) or with the new high- gramming™.
speed, noise tolerant, Low-Voltage Differential Signal The PICkit 3 Debug Express include the PICkit 3, demo
(LVDS) interconnection (CAT5). board and microcontroller, hookup cables and CDROM
The emulator is field upgradable through future firmware with user’s guide, lessons, tutorial, compiler and
downloads in MPLAB IDE. In upcoming releases of MPLAB IDE software.
MPLAB IDE, new devices will be supported, and new
features will be added. MPLAB REAL ICE offers
significant advantages over competitive emulators
including low-cost, full-speed emulation, run-time
variable watches, trace analysis, complex breakpoints, a
ruggedized probe interface and long (up to three meters)
interconnection cables.

© 2011 Microchip Technology Inc. DS41189B-page 39

rfHCS362G/362F
8.11 PICkit 2 Development 8.13 Demonstration/Development
Programmer/Debugger and Boards, Evaluation Kits, and
PICkit 2 Debug Express Starter Kits
The PICkit™ 2 Development Programmer/Debugger is A wide variety of demonstration, development and
a low-cost development tool with an easy to use inter- evaluation boards for various PIC MCUs and dsPIC
face for programming and debugging Microchip’s Flash DSCs allows quick application development on fully func-
families of microcontrollers. The full featured tional systems. Most boards include prototyping areas for
Windows® programming interface supports baseline adding custom circuitry and provide application firmware
(PIC10F, PIC12F5xx, PIC16F5xx), midrange and source code for examination and modification.
(PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, The boards support a variety of features, including LEDs,
dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit temperature sensors, switches, speakers, RS-232
microcontrollers, and many Microchip Serial EEPROM interfaces, LCD displays, potentiometers and additional
products. With Microchip’s powerful MPLAB Integrated EEPROM memory.
Development Environment (IDE) the PICkit™ 2
enables in-circuit debugging on most PIC® microcon- The demonstration and development boards can be
trollers. In-Circuit-Debugging runs, halts and single used in teaching environments, for prototyping custom
steps the program while the PIC microcontroller is circuits and for learning about various microcontroller
embedded in the application. When halted at a break- applications.
point, the file registers can be examined and modified. In addition to the PICDEM™ and dsPICDEM™ demon-
The PICkit 2 Debug Express include the PICkit 2, demo stration/development board series of circuits, Microchip
board and microcontroller, hookup cables and CDROM has a line of evaluation kits and demonstration software
with user’s guide, lessons, tutorial, compiler and for analog filter design, KEELOQ® security ICs, CAN,
MPLAB IDE software. IrDA®, PowerSmart battery management, SEEVAL®
evaluation system, Sigma-Delta ADC, flow rate
sensing, plus many more.
8.12 MPLAB PM3 Device Programmer
Also available are starter kits that contain everything
The MPLAB PM3 Device Programmer is a universal, needed to experience the specified device. This usually
CE compliant device programmer with programmable includes a single application and debug capability, all
voltage verification at VDDMIN and VDDMAX for on one board.
maximum reliability. It features a large LCD display
(128 x 64) for menus and error messages and a modu- Check the Microchip web page (www.microchip.com)
lar, detachable socket assembly to support various for the complete list of demonstration, development
package types. The ICSP™ cable assembly is included and evaluation kits.
as a standard item. In Stand-Alone mode, the MPLAB
PM3 Device Programmer can read, verify and program
PIC devices without a PC connection. It can also set
code protection in this mode. The MPLAB PM3
connects to the host PC via an RS-232 or USB cable.
The MPLAB PM3 has high-speed communications and
optimized algorithms for quick programming of large
memory devices and incorporates an MMC card for file
storage and data applications.

DS41189B-page 40 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
9.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings†
Ambient Temperature under bias ..............................................................................................................-40°C to +85°C
Storage Temperature .............................................................................................................................. -40°C to +125°C
Total Power Dissipation(1) ....................................................................................................................................700 mW
Absolute Maximum Ratings Encoder
Voltage on VDD with respect to VSS ..............................................................................................................-0.3 to +6.6V
Max. Output Current sunk by any I/O pin................................................................................................................20 mA
Max. Output Current sourced by any I/O pin...........................................................................................................20 mA
Voltage on all other Encoder pins with respect to VSS ................................................................... -0.3 V to (VDD + 0.3V)
Absolute Maximum Ratings Transmitter
Voltage on VDDRF with respect to VSSRF ......................................................................................................-0.3 to +7.0V
Max. Voltage on RFENIN and DATAFSK pins with respect to VSSRF ...............................................-0.3 to (VDDRF +0.3V)
Max. Current into RFENIN and DATAFSK pins.............................................................................................-1.0 to 1.0 mA
Note 1: Power Dissipation is calculated as follows:
PDIS = VDD x {IDD - ∑IOH} + ∑{(VDD-VOH) x IOH} + ∑(VOL x IOL) + VDDRF x {IDDRF - ∑IOHRF} + ∑{(VDDRF-VOHRF) x IOHRF}
†NOTICE:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above
those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions
for extended periods may affect device reliability.

© 2011 Microchip Technology Inc. DS41189B-page 41

rfHCS362G/362F
10.0 DC CHARACTERISTICS

TABLE 10-1: ENCODER DC CHARACTERISTICS

Industrial (I): TAMB = -40 ° C to +85 ° C

2.0V < VDD < 6.3

Parameter Sym. Min. Typ.(1) Max. Unit Conditions

Operating current (avg.) ICC — 0.3 1.2 mA VDD = 6.3V

Standby current ICCS — 0.1 1.0 μA VDD = 6.3V
High level Input voltage VIH 0.65 VDD — VDD + 0.3 V VDD = 2.0V
Low level input voltage VIL -0.3 — 0.15 VDD V VDD = 2.0V
High level output voltage VOH 0.7 VDD — — V IOH = -1.0 mA, VDD = 2.0V
0.7 VDD IOH = -2.0 mA, VDD = 6.3V
Low level output voltage VOL — — 0.15 VDD V IOL = 1.0 mA, VDD = 2.0V
0.15 VDD IOL = 2.0 mA, VDD = 6.3V
RFEN pin high drive IRFEN 0.5 1 3.0 mA VRFEN = 1.4V VDD = 2.0V
1.0 2.5 5.0 VRFEN = 4.4V VDD = 6.3V
LED sink current ILEDL 1.0 3.5 6.0 mA VLED = 1.5V, VDD = 3.0V
ILEDH 2.0 4.5 7.0 mA VLED = 1.5V, VDD = 6.3V
Pull-down Resistance; S0-S3 RS0-3 40 60 80 KΩ VDD = 4.0V
Pull-down Resistance; PWM RPWM 80 120 160 KΩ VDD = 4.0V
Note 1: Typical values are at 25 ° C.

DS41189B-page 42 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
FIGURE 10-1: POWER-UP AND TRANSMIT TIMING

LED

TLED

1 TE
RFEN
TPLL

TTD

TDB

DATA Code Word Code Word Code Word Code Word

1 2 3 n
TTP
TTO

Code Word from previous button press

SN Button Press
Detect

TABLE 10-2: POWER-UP AND TRANSMIT TIMING REQUIREMENTS(3)

VDD = +2.0 to 6.3V
Industrial(I):TAMB = -40 ° C to +85 ° C
Parameter Symbol Min. Typical Max. Unit Remarks

Transmit delay from button detect TTD 26 30 40 ms (Note 1)

Debounce delay TDB 18 20 22 ms —
Auto-shutoff time-out period (TIMO=10) TTO 23.4 25.6 28.16 s (Note 2)
Button press to RFEN TPU 20 26 38 ms —
RFEN to code word TPLL 2 4 6 ms —
LED on after key press TLED 25 — 45 ms —
Time to terminate code word from previous TTP — — 10 ms — —
button press
Note 1: Transmit delay maximum value if the previous transmission was successfully transmitted.
2: The Auto-shutoff time-out period is not tested.
3: These values are characterized but not tested

© 2011 Microchip Technology Inc. DS41189B-page 43

rfHCS362G/362F
TABLE 10-3: PROGRAMMING/VERIFY TIMING REQUIREMENTS
VDD = 5.0 ± 10%
25°C ± 5°C
Parameter Symbol Min. Typical Max. Unit Remarks
Program mode setup time TPS 3.5 — 4.5 ms
Hold time 1 TPH1 3.5 — — ms
Hold time 2 TPH2 50 — — μs
Bulk Write time TPBW 4.0 — — ms
Program delay time TPROG 4.0 — — ms
Program cycle time TWC 50 — — ms
Clock low time TCLKL 50 — — μs
Clock high time TCLKH 50 — — μs
Data setup time TDS 0 — — μs
Data hold time TDH 30 — μs
Data out valid time TDV — — 30 μs

FIGURE 10-2: PWM DATA FORMAT (MOD = 0)

Serial Number Function Code Status CRC/TIME QUEUE

LSB MSB LSB MSB S3 S0 S1 S2 VLOW CRC0 CRC1 Q0 Q1

Bit 0 Bit 1 Bit 30 Bit 31 Bit 32 Bit 33 Bit 58 Bit 59 Bit 60 Bit 61 Bit 62 Bit 63 Bit 64 Bit 65 Bit 66 Bit 67 Bit 68

Header Encrypted Portion Fixed Portion of Transmission Guard

Time

DS41189B-page 44 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
FIGURE 10-3: PWM FORMAT SUMMARY (MOD=0)
TE TE TE

LOGIC "0"

LOGIC "1"

TBP

1 16

31 TE Preamble 3/10
TE Encrypted Fixed Code Guard
Header Portion Portion Time

FIGURE 10-4: PWM PREAMBLE/HEADER FORMAT (MOD=0)

P1 P16 Bit 0 Bit 1

31xTE 50% Duty Cycle Preamble 3 or 10xTE Header Data Bits

TABLE 10-4: CODE WORD TRANSMISSION TIMING PARAMETERS – PWM MODE(1,3)

VDD = +2.0V to 6.3V BSEL Value

Industrial (I): TAMB = -40 °C to +85 °C 11 10 01 00
Symbol Characteristic Typical Typical Typical Typical Units

TE Basic pulse element 800 400 200 100 μs

TBP Bit width 3 3 3 3 TE
TP Preamble duration 31 31 31 31 TE
TH Header duration(4) 10 10 10 10 TE
TC Data duration 207 207 207 207 TE
TG Guard time(2) 27.2 26.4 26 25.8 ms
— Total transmit time 220 122 74 50 ms
— Data Rate 417 833 1667 3334 bps
Note 1: The timing parameters are not tested but derived from the oscillator clock.
2: Assuming GUARD = 10 option selected in CONFIG_0 Configuration Word.
3: Allow for a +/- 10% tolerance on the encoder internal oscillator after calibration.
4: Assuming HEADER = 1 option selected in SEED_3 Configuration Word.

© 2011 Microchip Technology Inc. DS41189B-page 45

rfHCS362G/362F
FIGURE 10-5: MANCHESTER FORMAT SUMMARY (MOD=1)
TE TE

LOGIC "0"

LOGIC "1"
TBP
START bit
bit 0 bit 1 bit 2 STOP bit

1 2 16

Preamble Header Encrypted Fixed Code Guard

Portion Portion Time

FIGURE 10-6: MANCHESTER PREAMBLE/HEADER FORMAT (MOD=1)

P1 P16 Bit 0 Bit 1

4 x TE Data Word
31 x TE Preamble Header Transmission

TABLE 10-5: CODE WORD TRANSMISSION TIMING PARAMETERS—MANCHESTER MODE(1,3)

VDD = +2.0V to 6.3V BSEL Value

Industrial (I): TAMB = -40 °C to +85 °C 11 10 01 00
Symbol Characteristic Typical Typical Typical Typical Units

TE Basic pulse element(3) 800 400 200 100 μs

TBP Bit width 2 2 2 2 TE
TP Preamble duration 31 31 31 31 TE
TH Header duration 4 4 4 4 TE
TC Data duration 138 138 138 138 TE
TG Guard time(2) 26.8 26.4 26 25.8 ms
— Total transmit time 166 96 61 43 ms
— Data Rate 625 1250 2500 5000 bps
Note 1: The timing parameters are not tested but derived from the oscillator clock.
2: Assuming GUARD = 10 option selected in CONFIG_0 Configuration Word.
3: Allow for a +/- 10% tolerance on the encoder internal oscillator after calibration.

DS41189B-page 46 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
TABLE 10-6: TRANSMITTER DC CHARACTERISTICS*

Standard Operating Conditions (unless otherwise stated)

DC CHARACTERISTICS
Operating Temperature -40°C ≤TA ≤+85°C
Param
Sym Characteristic Min Typ† Max Units Conditions
No.
VDDRF Supply Voltage 2.2 — 5.5 V
IPDRF Power-Down Current — 0.05 0.1 μA RFEN = 0
IDDRF Supply Current 4.8 — 11.5 mA Note 1
VILRF Input Low Voltage -0.3 — 0.3 VSSRF V Note 2
VIHRF Input High Voltage 0.7 VSSRF — VSSRF + 0.3 V Note 2
IILRF Input Leakage Current -1 — 1 μA

* These parameters are characterized but not tested.

†
Data in “Typ” column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
Note 1: Depends on output power selection. See Table 6-6.
Note 2: Applies to RFEN pin.

TABLE 10-7: TRANSMITTER AC CHARACTERISTICS*

Standard Operating Conditions (unless otherwise stated)

AC CHARACTERISTICS
Operating Temperature -40°C ≤TA ≤+85°C
Param
Sym Characteristic Min Typ† Max Units Conditions
No.
fxtal Crystal Frequency 9.69 — 15 MHz
ftransmit Transmit Frequency 310 — 440 MHz Fixed, set by fxtal
fCLKOUT CLKOUT Frequency 2.42 — 3.75 MHz Fixed, set by fxtal
Po Transmit Output Power -12 — +2 dBm See Table 6-6
fASK ASK Data Rate — — 40 kbps
fFSK FSK Data Rate — — 20 kbps Note 3
PREF Reference Spurs (1) — -44 — dBm ftransmit ± fxtal
PCLK Clock Spurs (1) — -44 — dBm ftransmit ± fCLKOUT
PHARM Harmonic Content — -40 — dBm 2ftransmit, 3ftransmit,
4ftransmit,...
POFF Spurious Output Signal — -60 — dBm Vps ≤0.1V
PN Phase Noise — -87 — dBc/Hz ftransmit ± 500 kHz
KVCO VCO Gain — 100 — MHz/V
ICP Charge Pump Current — ±260 — μA
VCLKOUT Clock Voltage Swing — 2 — VPP Cload = 5 pF
ton Start-up Time — 0.9 — ms Note 2

bit * These parameters are characterized but not tested.

† Data in “Typ” column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
Note 1: Values dependent on PLL loop filter values.
Note 2: ton equals crystal oscillator and PLL start-up time.
Note 3: Max FSK data rate requires crystal with appropriate motional parameters. See Section 6.3.

© 2011 Microchip Technology Inc. DS41189B-page 47

rfHCS362G/362F
APPENDIX A: ADDITIONAL
INFORMATION
Microchip’s Secure Data Products are covered by
some or all of the following:
Code hopping encoder patents issued in European
countries and U.S.A.
Secure learning patents issued in European countries,
U.S.A. and R.S.A.

REVISION HISTORY

Revision B (June 2011)

• Updated the following sections: Development Sup-
port, The Microchip Web Site, Reader Response
and rfHCS362G/362F Product Identification
System
• Added new section Appendix A
• Minor formatting and text changes were incorporated
throughout the document

DS41189B-page 48 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
THE MICROCHIP WEB SITE CUSTOMER SUPPORT
Microchip provides online support via our WWW site at Users of Microchip products can receive assistance
www.microchip.com. This web site is used as a means through several channels:
to make files and information easily available to • Distributor or Representative
customers. Accessible by using your favorite Internet
• Local Sales Office
browser, the web site contains the following
information: • Field Application Engineer (FAE)
• Technical Support
• Product Support – Data sheets and errata,
application notes and sample programs, design • Development Systems Information Line
resources, user’s guides and hardware support Customers should contact their distributor,
documents, latest software releases and archived representative or field application engineer (FAE) for
software support. Local sales offices are also available to help
• General Technical Support – Frequently Asked customers. A listing of sales offices and locations is
Questions (FAQ), technical support requests, included in the back of this document.
online discussion groups, Microchip consultant Technical support is available through the web site
program member listing at: http://microchip.com/support
• Business of Microchip – Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives

CUSTOMER CHANGE NOTIFICATION

SERVICE
Microchip’s customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip web site at
www.microchip.com. Under “Support”, click on
“Customer Change Notification” and follow the
registration instructions.

© 2011 Microchip Technology Inc. DS41189B-page 49

rfHCS362G/362F
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip
product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our
documentation can better serve you, please FAX your comments to the Technical Publications Manager at
(480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager Total Pages Sent ________

RE: Reader Response

From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N

Device: rfHCS362G/362F Literature Number: DS41189B

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

DS41189B-page 50 © 2011 Microchip Technology Inc.

 rfHCS362G/362F
rfHCS362G/362F PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PART NO. X /XX XXX

Device Temperature Package Pattern

Range

Device rfHCS362G: RF Code Hopping Encoder

rfHCS362F: RF Code Hopping Encoder
rfHCS362GT: RF Code Hopping Encoder (Tape & Reel)
rfHCS362FT: RF Code Hopping Encoder (Tape & Reel)

Temperature Range I = -40° C to+85° C

Package SO = 300 mil SOIC

SS = 209 mil SSOP

Pattern Special Requirements

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of
each oscillator type.

© 2011 Microchip Technology Inc. DS41189B-page 51

rfHCS362G/362F
NOTES:

DS41189B-page 52 © 2011 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, dsPIC,
and may be superseded by updates. It is your responsibility to
KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART,
ensure that your application meets with your specifications.
PIC32 logo, rfPIC and UNI/O are registered trademarks of
MICROCHIP MAKES NO REPRESENTATIONS OR Microchip Technology Incorporated in the U.S.A. and other
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
countries.
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
INCLUDING BUT NOT LIMITED TO ITS CONDITION, MXDEV, MXLAB, SEEVAL and The Embedded Control
QUALITY, PERFORMANCE, MERCHANTABILITY OR Solutions Company are registered trademarks of Microchip
FITNESS FOR PURPOSE. Microchip disclaims all liability Technology Incorporated in the U.S.A.
arising from this information and its use. Use of Microchip Analog-for-the-Digital Age, Application Maestro, CodeGuard,
devices in life support and/or safety applications is entirely at dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
the buyer’s risk, and the buyer agrees to defend, indemnify and ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial
hold harmless Microchip from any and all damages, claims, Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified
suits, or expenses resulting from such use. No licenses are logo, MPLIB, MPLINK, mTouch, Omniscient Code
conveyed, implicitly or otherwise, under any Microchip Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,
intellectual property rights. PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance,
TSHARC, UniWinDriver, WiperLock and ZENA are
trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2011, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.

ISBN: 978-1-61341-234-3

Microchip received ISO/TS-16949:2002 certification for its worldwide

headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.

© 2011 Microchip Technology Inc. DS41189B-page 53

 Worldwide Sales and Service
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office India - Bangalore Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-3090-4444 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-3090-4123 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon India - New Delhi Denmark - Copenhagen
Fax: 480-792-7277 Hong Kong Tel: 45-4450-2828
Tel: 91-11-4160-8631
Technical Support: Tel: 852-2401-1200 Fax: 45-4485-2829
Fax: 91-11-4160-8632
http://www.microchip.com/
Fax: 852-2401-3431 France - Paris
support India - Pune
Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20
Web Address:
Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79
www.microchip.com
Fax: 61-2-9868-6755 Germany - Munich
Atlanta Japan - Yokohama
China - Beijing Tel: 81-45-471- 6166 Tel: 49-89-627-144-0
Duluth, GA
Tel: 86-10-8569-7000 Fax: 49-89-627-144-44
Tel: 678-957-9614 Fax: 81-45-471-6122
Fax: 86-10-8528-2104 Italy - Milan
Fax: 678-957-1455 Korea - Daegu
China - Chengdu Tel: 39-0331-742611
Boston Tel: 82-53-744-4301
Tel: 86-28-8665-5511 Fax: 82-53-744-4302 Fax: 39-0331-466781
Westborough, MA
Fax: 86-28-8665-7889 Netherlands - Drunen
Tel: 774-760-0087 Korea - Seoul
Fax: 774-760-0088 China - Chongqing Tel: 82-2-554-7200 Tel: 31-416-690399
Tel: 86-23-8980-9588 Fax: 82-2-558-5932 or Fax: 31-416-690340
Chicago
Itasca, IL Fax: 86-23-8980-9500 82-2-558-5934 Spain - Madrid
Tel: 630-285-0071 China - Hangzhou Tel: 34-91-708-08-90
Malaysia - Kuala Lumpur
Fax: 630-285-0075 Tel: 86-571-2819-3180 Fax: 34-91-708-08-91
Tel: 60-3-6201-9857
Cleveland Fax: 86-571-2819-3189 Fax: 60-3-6201-9859 UK - Wokingham
Independence, OH China - Hong Kong SAR Tel: 44-118-921-5869
Malaysia - Penang
Tel: 216-447-0464 Tel: 852-2401-1200 Fax: 44-118-921-5820
Tel: 60-4-227-8870
Fax: 216-447-0643 Fax: 852-2401-3431 Fax: 60-4-227-4068
Dallas China - Nanjing Philippines - Manila
Addison, TX Tel: 86-25-8473-2460 Tel: 63-2-634-9065
Tel: 972-818-7423 Fax: 86-25-8473-2470 Fax: 63-2-634-9069
Fax: 972-818-2924
China - Qingdao Singapore
Detroit Tel: 86-532-8502-7355 Tel: 65-6334-8870
Farmington Hills, MI
Fax: 86-532-8502-7205 Fax: 65-6334-8850
Tel: 248-538-2250
Fax: 248-538-2260 China - Shanghai Taiwan - Hsin Chu
Tel: 86-21-5407-5533 Tel: 886-3-6578-300
Indianapolis Fax: 86-21-5407-5066
Noblesville, IN Fax: 886-3-6578-370
Tel: 317-773-8323 China - Shenyang Taiwan - Kaohsiung
Fax: 317-773-5453 Tel: 86-24-2334-2829 Tel: 886-7-213-7830
Fax: 86-24-2334-2393 Fax: 886-7-330-9305
Los Angeles
Mission Viejo, CA China - Shenzhen Taiwan - Taipei
Tel: 949-462-9523 Tel: 86-755-8203-2660 Tel: 886-2-2500-6610
Fax: 949-462-9608 Fax: 86-755-8203-1760 Fax: 886-2-2508-0102
Santa Clara China - Wuhan Thailand - Bangkok
Santa Clara, CA Tel: 86-27-5980-5300 Tel: 66-2-694-1351
Tel: 408-961-6444 Fax: 86-27-5980-5118 Fax: 66-2-694-1350
Fax: 408-961-6445 China - Xian
Toronto Tel: 86-29-8833-7252
Mississauga, Ontario, Fax: 86-29-8833-7256
Canada China - Xiamen
Tel: 905-673-0699 Tel: 86-592-2388138
Fax: 905-673-6509 Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
05/02/11
Fax: 86-756-3210049

DS41189B-page 54 © 2011 Microchip Technology Inc.