0% found this document useful (0 votes)

666 views1 page

AMD Interview Question 2nd Round

This document contains 22 interview questions asked in the second round of an interview with AMD: 1. The differences between rand and randc functions for random number generation. 2. The differences between blocking and non-blocking in the context of programming. 3. Polymorphism with an example, and what a virtual interface is. This summary covers the essential information about the types of questions asked in 3 sentences.

Uploaded by

Singh Avinash

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as TXT, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

666 views1 page

AMD Interview Question 2nd Round

Uploaded by

Singh Avinash

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as TXT, PDF, TXT or read online on Scribd

You are on page 1/ 1

AMD interview question(2nd round):

1. what is difference between rand and randc?

2. What is difference between blobking and non-blocking?
3. What is polymorphism and give example?
4. What is virtual interface?
5. What is virtual class?
6. What is the output for the following snippet?

always@(posedge clk)
begin
x = 0;
x<= 1;
$display(�X:%b�,x);
end
7. Write an assertion to check when a=1 and b=0 for 5 consecutive cycles and and
after 5th cycle a=0 and b=1.
8. What is functional coverage and code coverage types?
9. What if functional coverage is 100% and code coverage is 90%?
10. What is difference between m-sequencer and p-sequencer?
11. How driver, sequencer and monitor, scoreboard connection is done?
12. What happens if the monitor's analysis port is unconnected?
13. What is the difference between analysis port and tlm ports?
14. Tell about the bugs in your project and how did you manage to find them?
15. How to write a new sequence and how extend that and start in a test case?
16. How the phases will be triggered?
17. What is concurrent assertion?
18. How to terminate the test?
19. What is phase.raise_objection and phase.drop_objection?
20. How to override a constraint?
21. What is uvm factory?
22. How to override using factory and explain with an example?

SV Assertion Part4
No ratings yet
SV Assertion Part4
4 pages
Assertion Axi
0% (1)
Assertion Axi
42 pages
Top 100 DV Interview Questions
No ratings yet
Top 100 DV Interview Questions
34 pages
SystemVerilog PDF
No ratings yet
SystemVerilog PDF
7 pages
UVM Interview Handbook
No ratings yet
UVM Interview Handbook
55 pages
Systemverilog Interview Questions
100% (1)
Systemverilog Interview Questions
39 pages
TLM Ports in UVM
No ratings yet
TLM Ports in UVM
8 pages
ARM Interview Question
No ratings yet
ARM Interview Question
28 pages
AMBA AHB AXI Interview Questions - Verification Guide
75% (4)
AMBA AHB AXI Interview Questions - Verification Guide
2 pages
Interviews Question On Coverage in System Verilog - Hardware Design and Verification
No ratings yet
Interviews Question On Coverage in System Verilog - Hardware Design and Verification
5 pages
I Didn't Know Constraints Could Do That!: John Dickol Samsung Austin R&D Center
No ratings yet
I Didn't Know Constraints Could Do That!: John Dickol Samsung Austin R&D Center
41 pages
Digital Verilog SV Interview Questions
No ratings yet
Digital Verilog SV Interview Questions
10 pages
System Verilog Assertion
No ratings yet
System Verilog Assertion
18 pages
Uvm Ral
No ratings yet
Uvm Ral
93 pages
SystemVerilog Functional Coverage
0% (1)
SystemVerilog Functional Coverage
16 pages
Assertins
No ratings yet
Assertins
41 pages
AMBA AHB Protocol Overview
No ratings yet
AMBA AHB Protocol Overview
31 pages
Interview Questions - SV - Uvm-1
100% (1)
Interview Questions - SV - Uvm-1
24 pages
13 Assertions PDF
No ratings yet
13 Assertions PDF
40 pages
System Verilog - Interview - Question
100% (1)
System Verilog - Interview - Question
9 pages
SV UVM Interview Questions 1730872081
100% (1)
SV UVM Interview Questions 1730872081
11 pages
Solving Complex Users' Assertions: by Ben Cohen
No ratings yet
Solving Complex Users' Assertions: by Ben Cohen
8 pages
Randomization in SystemVerilog
No ratings yet
Randomization in SystemVerilog
30 pages
SV Constraint Scenario Questions
100% (2)
SV Constraint Scenario Questions
2 pages
Axi - Interview
100% (1)
Axi - Interview
6 pages
System Verilog Interview Questions
No ratings yet
System Verilog Interview Questions
3 pages
SystemVerilog Interview Questions PART-3
No ratings yet
SystemVerilog Interview Questions PART-3
14 pages
Verification Interview Questions
No ratings yet
Verification Interview Questions
10 pages
Interview DV
100% (1)
Interview DV
5 pages
Advanced UVM: Architecting A UVM Testbench
100% (2)
Advanced UVM: Architecting A UVM Testbench
20 pages
System - Verilog - Interview - QA
100% (1)
System - Verilog - Interview - QA
28 pages
UVM Interview Questions
No ratings yet
UVM Interview Questions
3 pages
Assertions: Page 1 of 2
No ratings yet
Assertions: Page 1 of 2
56 pages
What Is Callback?: Systemverilog&Uvm Interview Questions
100% (1)
What Is Callback?: Systemverilog&Uvm Interview Questions
53 pages
Training On SV Assertions
100% (1)
Training On SV Assertions
37 pages
ASIC Verification: Randomization 2
No ratings yet
ASIC Verification: Randomization 2
22 pages
Avinash Eswar Intrv Ques
No ratings yet
Avinash Eswar Intrv Ques
13 pages
Interview Questions For System Verilog: 1. What Is Clocking Block?
100% (2)
Interview Questions For System Verilog: 1. What Is Clocking Block?
11 pages
SV Interview Book
100% (1)
SV Interview Book
11 pages
Implement Randc Function Using Rand in System Verilog ?
100% (1)
Implement Randc Function Using Rand in System Verilog ?
22 pages
System Verilog Quick View New PDF
100% (3)
System Verilog Quick View New PDF
33 pages
UVM Interview Questions Part 2 1705926241
No ratings yet
UVM Interview Questions Part 2 1705926241
23 pages
SystemVerilog - FAQ - SystemVerilog Faq - PDF
100% (1)
SystemVerilog - FAQ - SystemVerilog Faq - PDF
8 pages
Asic Interview Questions
No ratings yet
Asic Interview Questions
13 pages
Systemverilog Interview Questions
100% (2)
Systemverilog Interview Questions
31 pages
AMD Interview For DV Candidate
No ratings yet
AMD Interview For DV Candidate
2 pages
Randomization
100% (2)
Randomization
41 pages
AMD Previous Int Questions
No ratings yet
AMD Previous Int Questions
9 pages
Systemverilog Interview Questions
No ratings yet
Systemverilog Interview Questions
4 pages
System Verilog Assingment 9 PDF
No ratings yet
System Verilog Assingment 9 PDF
7 pages
Uvm Faq
100% (1)
Uvm Faq
6 pages
System Verilog Interview Question
No ratings yet
System Verilog Interview Question
16 pages
Verilog SV Interview Questions
100% (1)
Verilog SV Interview Questions
21 pages
SystemVerilog Assertions Tutorial
100% (1)
SystemVerilog Assertions Tutorial
9 pages
System Verilog FAQs
100% (13)
System Verilog FAQs
11 pages
Verilog Inter Questions
100% (1)
Verilog Inter Questions
21 pages
System Verilog: Question 1. What Is Callback ?
100% (2)
System Verilog: Question 1. What Is Callback ?
15 pages
Verilog SV Interview Questions
No ratings yet
Verilog SV Interview Questions
21 pages
Systemverilog Q&A: Normal Inline Assertion Example
No ratings yet
Systemverilog Q&A: Normal Inline Assertion Example
10 pages
Interview Questions
No ratings yet
Interview Questions
2 pages

AMD Interview Question 2nd Round

Uploaded by

AMD Interview Question 2nd Round

Uploaded by

AMD interview question(2nd round):

1. what is difference between rand and randc?

You might also like