Ain Shams University Faculty of Engineering: Digital Design
Ain Shams University Faculty of Engineering: Digital Design
FACULTY OF ENGINEERING
i-CREDIT HOURS ENGINEERING PROGRAMS
Mechatronics PROGRAM
5) For a binary multiplier that multiplies A x B where A is 4 bits and B is 5 bits, the number of 4 bit
adder\subtractor circuits needed is ………..
d) 3 c) 2 b) 5 a) 4
d) 64 c) 16 b) 6 a) 4
2) The length of the cycle generated from this pseudorandom generator equals ……………..
d) 3 c) 4 b) 12 a) 6
3) Using the following 4 bit programmable counter with the given function table, It will count …..
f) 0 to 5 e) 6 to 11 d) 6 to 10 c) 0 to 11 b) 0 to 10 a) 0 to 6
4) Using the following 4 bit programmable counter with the given function table, we can get ………
B) Analyze the following function, find F (X, Y, Z) and re-implement it using only one 2x1 multiplexer.
[5 marks]
A) Design a counter that counts the sequence 6, 7, 2, 3, 5 and 1 using T flipflops and suitable
multiplexers [6 marks]
A) Analyze the following sequential circuit then find its state table and state diagram. [5 marks]
AIN SHAMS UNIVERSITY, FACULTY OF ENGINEERING
i-CREDIT HOURS ENGINEERING PROGRAMS, BUILDING ENGINEERING PROGRAM
Spring Semester 2019 Course Code: CSE115 Time Allowed: 3 Hrs.
Building Engineering Materials
The Exam Consists of Five Questions in Four Pages. 4/4
B) Construct a 4 bit Shift Right \ Complement Register with the following function table using
D flipflops and any needed external gates. (without using multiplexers) [3 marks]
Function Select
Shift Right 0
Complement 1
A) Design a sequential circuit using JK flipflop according to the following state diagram. [5 marks]
B) Derive the truth table of the lowest periority 4x2 encoder [2 marks]