CV Akansha 1
CV Akansha 1
OBJECTIVE
MTech Electronics Engineering student with VLSI System Design Specialization, looking forward to work in pragmatic way in an organization
where I can contribute and enhance my skills to meet company goals and objectives with full integrity and zest.
INTERNSHIP
INTEL Corporation (Client SoC Validation Engineer) Aug 2022 – Ongoing
• Executed Automated Testlines for eSPI in Intel Gen 13.
• Manual execution of Testcases for eSPI in Intel Gen 12.
• Contributed for creating Test Case Scenario for eSPI IP.
EDUCATION
Master of Technology in VLSI Design and Embedded Systems 8.54 Aug 2021 - Pursuing
Delhi Technological University, Delhi,
Bachelor of Technology in Electronics and Communication Engineering 8.5 Aug 2016 - May 2020
UCET, Hazaribag,Jharkhand,
Intermediate Degree 86.8% Mar 2014 - May 2015
Surendranath Centenary School,Jharkhand,
High School Degree 95% Mar 2012 - May 2013
Surendranath Centenary School,Jharkhand,
PROFESSIONAL COURSES
ASIC Design Flow
Physical Design Flow
Static Timing Analysis
ACADEMIC PROJECTS
Design of Sense Amplifier Mar 2022 - May 2022
• Differential input D latch SA
• Increases the speed of SRAM
Design of MIPS32 processor using Verilog Nov 2021 – Dec 2021
• Design of the Data Path, consisting of Registers, Multiplexes, Bus, Adders, Counters and other functional blocks.
• Design of the Control Path, consisting of Finite State Machine and control signals to the data path in proper order.
Design of Static and Dynamic D Flip Flop Feb 2021 - Mar 2021
• Transmission Gate based Static Master-Slave D-Flip flop and Dynamic Transmission Gate Edge Triggered D-Flip flop.
• C2MOS D-Flip flop and True Single Phase Clocked (TSPC) D-Flip flop.