100% found this document useful (1 vote)
353 views72 pages

Analog and Digital Communication LAB Manual

The document describes experiments to generate and analyze amplitude modulated waves including AM, DSB-SC, and SSB modulation and demodulation. It provides the necessary equipment, theory, circuit diagrams, procedures, waveforms, and questions for each experiment.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
100% found this document useful (1 vote)
353 views72 pages

Analog and Digital Communication LAB Manual

The document describes experiments to generate and analyze amplitude modulated waves including AM, DSB-SC, and SSB modulation and demodulation. It provides the necessary equipment, theory, circuit diagrams, procedures, waveforms, and questions for each experiment.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 72

ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

1. Amplitude Modulation & Demodulation

Aim: 1. To generate amplitude modulated wave and determine the percentage


modulation.
2. To Demodulate the modulated wave using envelope detector.
Apparatus Required:

Name of the Specifications/Range Quantity


Component/Equipment

1. AM Modulation & FT 1501 1


Demodulation Trainer kit
2. CRO 1

3. CRO probes 2

4. Patch chords

Theory:

Amplitude Modulation is defined as a process in which the amplitude of the


carrier wave c(t) is varied linearly with the instantaneous amplitude of the
message signal m(t).The standard form of an amplitude modulated (AM) wave is
defined by
S(t) = Ac [1+Ka m(t)] cos2πfct
Where K a is a constant called the amplitude sensitivity of the modulator

The demodulation circuit is used to recover the message signal from the
incoming AM wave at the receiver. An envelope detector is a simple and yet highly
effective device that is well suited for the demodulation of AM wave, for which the
percentage modulation is less than 100%.Ideally, an envelope detector produces
an output signal that follows the envelop of the input signal wave form exactly;
hence, the name. Some version of this circuit is used in almost all commercial AM
radio receivers.

The Modulation Index is defined as, m = (Emax - Emin) / (Emax + Emin)


Where Emax & Emin are the maximum and minimum amplitudes of the
modulated wave.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 1


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Circuit Diagrams:

Fig.1. AM modulator & demodulator

CALCULATIONS:

Vm= (Vmax-Vmin)/2

And VC =Vmax-Vm

=Vmax-(Vmax-Vmin)/2

= (Vmax+Vmin)/2

Modulation index, ma=Vm/Vc

= {(Vmax-Vmin)/2}/ {(Vmax+Vmin)/2}

= (Vmax-Vmin)/(Vmax+Vmin)

EXPERIMENTAL PROCEDURE:

1. Connect the AC adapter to the mains and the other side to the
experimental trainer. Switch ‘ON’ the power.

2. Observe the carrier and modulating wave forms and note their frequencies.
carrier frequency is around 100 kHz and amplitude is variable from 0-8 Vp-
p modulating signal is 1 kHz.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 2


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

3. Connect the carrier and modulating signals to the modulator circuit.

4. Observe the amplitude modulated wave in synchronization with the


modulating signal on a dual trace CRO.

5. Connect modulating input to ground and apply a 3V peak to peak carrier


signal to carrier input and adjust p2 for extreme clockwise position to get
minimum AC output.

6. Connect modulating input and carrier input to ground and adjust p3 DC


output.

7. Make modulating input 2Vpp and carrier input 3 Vpp peak to peak p4 for
maximum output.

8. Calculate maximum and minimum points on the modulated envelope on a


CRO and calculate depth of modulation from the fig.

9. Observe that varying the modulating voltage, the depth of modulation


varies.

10. During demodulation connect this AM output to the input of the


demodulator.

11. By adjusting the RC time constant (i.e.., cut-off frequency) of the filter
circuit we get minimum distorted output.

12. Observe that this demodulated output is amplified has some phase delay
because of RC components.

13. Also observe the effects by changing the carrier amplitudes.

14. In all cases, calculate the modulation index with the help of following
diagram.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 3


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

AM Modulation Block

Diagram:

AM Demodulation Block Diagram:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 4


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Waveforms and graphs:

Precautions:

1. Check the connections before giving the power supply


2. Observations should be done carefully.

Result: The circuit ofFigure


AM 1: modulation & demodulation
Under Modulation, has
Critical Modulation, Overbeen studied and
Modulation
waveforms were traced.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 5


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions:
1. Define Modulation.
2. What is modulation index?
3. Differentiate under modulation & over modulation.
4. List the advantages of AM modulation.
5. What are the different AM modulations Techniques?
6. What is detector?
7. When Diagonal clipping and Negative clipping occur in demodulation and
how it is overcome?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 6


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

2.DSB-SC Modulation and Demodulation

Aim: To generate AM-Double Side Band Suppressed Carrier (DSB-SC) signal.


Apparatus Required:

Name of the
Specifications/Range Quantity
Component/Equipment

1.DSB-SC trainer kit FT 1514 1

2. CRO 1
3. Probes 2

4.Patch chords

Theory:

Balanced modulator is used for generating DSB-SC signal. Balanced


modulator consists of two standard amplitude modulators arranged in a
balanced configuration so as to suppress the carrier wave. The two
modulators are identical except the reversal of sign of the modulating signal
applied to them.
Circuit Diagram:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 7


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Procedure:

1. As the circuit is already wired you just have to trace the circuit according to
circuit diagram given.
2. Connect the AC adapter to the mains and the other side to the
experimental trainer switch ON the power.
3. Measure output voltage of regulated power supply circuit.
4. Connect the same 5 KHz sinusoidal signal.
5. Change the input frequency and verify that you have multiplication at
100KHz and 500KHz. Apply 100KHz 0.1 peak, sinusoidal to the carrier
input and 5KHz, 0.1 peak sinusoidal to the modulation point.
6. Adjust the carrier null potentiometer to obtain a wave like the one in the
fig.
7. If spectrum analyzer is available, observe and sketch the output in
frequency domain.

Waveforms:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 8


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Precautions:
1. Check the connections before giving the supply
2. Observations should be done carefully

RESULT: DSB modulator and Synchronous detector is studied and its


corresponding graphs are drawn.

Viva questions:
1. What are the two ways of generating DSB_SC?
2. What are the applications of balanced modulator?
3. What are the advantages of suppressing the carrier?
4. What are the advantages of balanced modulator?
5. What are the advantages of Ring modulator?
6. Write the expression for the output voltage of a balanced
modulator
7. Explain the working of balanced modulator and Ring Modulator
using diodes.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 9


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

3. SSB Modulation and Demodulation

Aim: To generate the Single Side Band (SSB) modulated wave.

Apparatus Required:

Name of the
Specifications/Range Quantity
Component/Equipment

1. SSB-SC trainer kit FT 1559 1

2. CRO 1
3. Probes 2

4.Patch chords

Theory:

An SSB signal is produced by passing the DSB signal through a


highly selective band pass filter. This filter selects either the upper or the
lower sideband. Hence transmission bandwidth can be cut by half if one
sideband is entirely suppressed. This leads to single- sideband
modulation (SSB). In SSB modulation bandwidth saving is
accompanied by a considerable increase in equipment complexity.

Circuit Diagram:

Fig. 1 Single Side Band system

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 10


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Procedure:

1. Switch on the trainer and measure the output of the regulated power
supply
i.e., ±12V and -8V.
2. Observe the output of the RF generator using CRO. There are 2
outputs from the RF generator, one is direct output and another is 90o
out of phase with the direct output. The output frequency is 100 KHz
and the amplitude is ≥ 0.2VPP. (Potentiometers are provided to vary the
output amplitude).
3. Observe the output of the AF generator, using CRO. There are 2
outputs from the AF generator, one is direct output and another is 90o
out of phase w i t h the direct output. A switch is provided to select
the required frequency (2 KHz, 4KHz or 6 KHz). AGC potentiometer
is provided to adjust the gain of the oscillator (or to set the output to
good shape). The oscillator output has amplitude 10VPP. This amplitude
can be varied using the potentiometers provided.
4. Measure and record the RF signal frequency using frequency counter.
(or CRO).
5. Set the amplitudes of the RF signals to 0.1 Vp-p and connect direct
signal to one balanced modulator and 90o phase shift signal to another
balanced modulator.
6. Select the required frequency (2 KHz, 4 KHz or 6 KHz) of the AF
generator with the help of switch and adjust the AGC potentiometer
until the output amplitude is 10 VPP (when amplitude controls are in
maximum condition).
7. Measure and record the AF signal frequency using frequency counter
(or CRO).
8. Set the AF signal amplitudes to 8 Vp-p using amplitude controls and
connect to the balanced modulators.
9. Observe the outputs of both the balanced modulators simultaneously
using Dual trace oscilloscope and adjust the balance control until desired
output wave forms (DSB-SC).
10. To get SSB lower side band signal, connect balanced modulator output
(DSB_SC) signals to subtract or.
11. Measure and record the SSB signal frequency.
12. Calculate theoretical frequency of SSB (LSB) and compare it with the
practical value.
LSB frequency = RF frequency – AF frequency
13. To get SSB upper side band signal, connect the output of the balanced
modulator to the summer circuit.
14. Measure and record the SSB upper side band signal frequency.
15. Calculate theoretical value of the SSB (USB) frequency and compare it
with practical value.
USB frequency = RF frequency + AF frequency

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 11


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Waveforms:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 12


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Figure 2: SSB Modulated wave

Precautions:
1. Check the connections before giving the power supply
2. Observations should be done careful
Result: Hence SSB-SC modulation and demodulation has been done and
waveforms are noted.
Viva questions:
1. What are the different methods to generate SSB-SC signal?
2. What is the advantage of SSB-SC over DSB-SC?
3. Explain Phase Shift method for SSB generation.
4. Why SSB is not used for broadcasting? SSB DETECTION
5. Give the circuit for synchronous detector?
6. What are the uses of synchronous or coherent detector?
7. Give the block diagram of synchronous detector? 8. Why the name
synchronous detector?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 13


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

4. Frequency Modulation and Demodulation

Aim: 1. To generate frequency modulated signal and determine the


modulation index and bandwidth for various values of amplitude
and frequency of modulating signal.
2. To demodulate a Frequency Modulated signal using FM detector.
Apparatus required:

Name of the
Specifications/Range Quantity
Component/Equipment

1.FM Trainer kit FT1502 1

2.CRO and Probes

3. Patch chords

Theory:
The process, in which the frequency of the carrier is varied in accordance
with the instantaneous amplitude of the modulating signal, is called
“Frequency Modulation”. The FM signal is expressed as

S(t) = A cos(wc t + kf )

Circuit Diagrams:

Fig.2. FM Modulator Circuit

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 14


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Procedure:

Modulation:

1. The circuit is connected as per the circuit diagram shown in Fig2


( Fig.1 for IC 566)
2. Without giving modulating signal observe the carrier signal at pin no.2
(at pin no.3 for IC566). Measure amplitude and frequency of the carrier
signal. To obtain carrier signal of desired frequency, find value of R from
f = 1/ (2ΠRC) taking C=100pF.
3. Apply the sinusoidal modulating signal of frequency 4KHz and amplitude
3Vp-p at pin no.7. (pin no.5 for IC 566). Now slowly increase the
amplitude
of modulating signal and measure fmin and maximum frequency
deviation ∆f at each step. Evaluate the modulating index (mf = β) using
∆f / fm where ∆f = |fc - fmin|. Calculate Band width.
BW = 2 (β + 1)fm = 2(∆f + fm)
4. Repeat step 4 by varying frequency of the modulating signal.

Demodulation:

1. Connections are made as per circuit diagram shown in Fig.3


2. Check the functioning of PLL (IC 565) by giving square wave to input and
observing the output
3. Frequency of input signal is varied till input and output are locked.
4. Now modulated signal is fed as input and observe the
demodulated
Signal (Output) on CRO.
5. Draw the demodulated wave form.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 15


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Sample readings:
Table: 1 fc = 45KHz

S.No Vm Tmin Tmax fmax fmin β

1 1.15 0.03 0.07 33.33 14.28 9.5


2 2.1 0.02 0.1 50 10 50

Waveforms:

Figure 3: FM modulated wave

Precautions:

1. Check the connections before giving the power supply


2. Observations should be done carefully

Result: The frequency modulation, demodulation and depth of modulation by


varying the modulating voltage were calculated.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 16


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions

1. Define Frequency Modulation.


2. What is Frequency deviation?
3. Differentiate under modulation & over modulation.
4. List the advantages of FM modulation over AM modulation.
5. What are the different AM modulations Techniques?
6. What is detector?
7. When Diagonal clipping and Negative clipping occur in demodulation
and how it is overcome?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 17


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

5. Pre-Emphasis & De-Emphasis

Aim:I) To observe the effects of pre-emphasis on given input signal.

ii) To observe the effects of De-emphasis on given input signal.

Apparatus Required:

Name of the
Specifications/Range Quantity

Component/Equipment

fT = 300 MHz

Transistor (BC 107) Pd = 1W 1

Ic(max) = 100 mA

Resistors 10 K , 7.5 K , 6.8 K 1 each

10 nF 1
Capacitors
0.1 µF 2

CRO 20MHZ 1

Function Generator 1MHZ 1

Regulated Power Supply 0-30V, 1A 1

Theory:
The noise has a effect on the higher modulating frequencies than on the
lower ones. Thus, if the higher frequencies were artificially boosted at the
transmitter and correspondingly cut at the receiver, an improvement in noise
immunity could be expected, there by increasing the SNR ratio. This boosting

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 18


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

of the higher modulating frequencies at the transmitter is known as pre-


emphasis and the compensation at the receiver is called de-emphasis.

Circuit Diagrams:

For Pre-emphasis:

Fig.1. Pre-emphasis circuit

For De-emphasis:

Fig.2. De-emphasis circuit

Procedure:

1. Connect the circuit as per circuit diagram as shown in Fig.1.

2. Apply the sinusoidal signal of amplitude 20mV as input signal to pre


emphasis circuit.

3. Then by increasing the input signal frequency from 500Hz to 20KHz,


observe the output voltage (vo) and calculate gain (20 log (vo/vi).
4. Plot the graph between gain Vs frequency.

5. Repeat above steps 2 to 4 for de-emphasis circuit (shown in Fig.2). by


applying the sinusoidal signal of 5V as input signal

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 19


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Sample readings:

Table1: Pre-emphasis Vi = 20mV

Frequency(KHz) Vo(mV) Gain in dB(20 log Vo/Vi)

Table2: De-
emphasis Vi = 5v

Frequency(K
Hz) Vo(Volts) Gain in dB(20 log Vo/Vi)

Graphs:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 20


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Precautions:
1. Check the connections before giving the
power supply
2. Observation should be done carefully

Viva questions
1. What is the need for pre-emphasis?
2. Explain the operation of pre-emphasis circuit?
3. Pre emphasis operation is similar to high pass filter explain how?
4. De emphasis operation is similar to low pass filter justify?
5. What is de-emphasis?
6. Draw the frequency response of a pre-emphasis circuit?
7. Draw the frequency response of a de-emphasis circuit?
8. Give the formula for the cutoff frequency of the pre-emphasis circuit?
9. What is the significance of the 3db down frequency

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 21


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

6. VERIFICATION OF SAMPLING THEOREM


AIM: To verify the sampling theorem.
Apparatus required:

Name of the
Specifications/Range Quantity
Component/Equipment

1.Sampling Theorem FT 1551 1


Verification Trainer kit
2.CRO and Probes

3. Patch chords

Theory:
The analog signal can be converted discrete time signal by a process called
Sampling. The Sampling Theorem for a band limited of finite energy can be
stated as,

“ A band limited signal of finite energy , which has no frequency component higher
than W Hz is completely described by specifying the values of the signal at
instants of time separated by 1/2W sec ” .

It can be recovered from the knowledge of samples taken at the rate of 2W per
second.

Circuit Diagrams:

Figure 4: FT1551 ANALOG SIGNAL SAMPLING & RECONSTRUCTION

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 22


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Procedure:

1. Connect the AC adopter to the mains and other end to the experimental
trainer switch ON the power.
2. Observe the AC signal generator output in the oscilloscope. It is a sine
wave of frequency varying from 200Hz to 2KHz without 5V(peak to peak)
amplitude variation. Adjust the frequency to nearly 1 KHz with the help
of potentiometer.
3. Observe the output of 8KHz synchronous clock generator its frequency
can be varied using look trumpet adjust the free running frequency such
that synchronous clock output is almost found 8KHz.
4. Connect the output of the AF signal generator to the synchronous signal
input of the synchronous clock generator shown at dashed line observe
that both the signals synchronized on the oscilloscope select the trigger
sources as CH1 and observe that both signals are locked and adjust the
AF signal of 1KHz to get frequency lock.
5. Connect the AF output of AF signal generator to the AF input of ASSR
modulation.
6. Connect the AF signal input in the CH1 and synchronous clock in the
CH2 of the oscilloscope choose the trigger of CH1 both signals will
appear synchronized.
7. Now observe the ASSR pulse with natural top sampling i.e. the top of the
pulses with follow the input signal driving the sampling period. The
output can be given the demodulator and demodulated output can be
seen as replica of AF output.
8. The effect of variation in AF frequency and amplitude can be studied at
the output.
9. Alternatively the frequency and amplitude can be studied at the output.
10. The sampled output will be stepped sine wave whose amplitude is held
constant for the rest of period after the sampling pulse.
11. This is also a form of ASSR which can be demodulated and seen at the
demodulated output.
12. Now connect the CH2 of the oscilloscope to flat tap output. To observe
flat tap ASSR pulses which are in the post sampling period.
13. Connect these pulses to demodulated and observe the demodulated
output.
14. Thus the trainer is useful in observing S & H ASSR at different
frequencies and amplitude of
AF signal.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 23


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Waveforms:

Figure 5: Modulating Signal

Figure 6: Carrier Pulses

Figure 7: Flat top Samples

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 24


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Figure 8: Sample & Hold Output

Figure 9: Demodulator Output

Precautions:

1. Check the connections before giving the power supply

2. Observations should be done carefully

Result: The analog signal sampling and reconstruction is studied and output

waveforms are drawn.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 25


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions
1. What are the types of sampling?
2. State sampling theorem?
3. What happens when fs < 2 fm?
4. How will be the reconstructed signal when fs >= 2fm?
5. Explain the operation of sampling circuit?
6. Explain the operation of re-construction circuit?
7. Who formalized the sampling theorem?
8. What are the applications of the above theorem?
9. Is the sampling theorem basis for the modern digital communications
10.Is the voice signal sampling of 8000 Hz, follows sampling theorem in Land
line Telephone Exchange.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 26


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

7. PULSE AMPLITUDE MODULATION (PAM) & DEMODULATION

AIM: To generate the Pulse amplitude modulated and demodulated signals.

Apparatus Required:

Name of the Specifications/Range Quantity


Component/Equipment

1. PAM Modulation & Demodulation FT 1503 1

2. CRO 1

3.CRO probes 2

4. Patch chords

Theory:

 Pulse Amplitude Modulation (PAM) is used to describe the conversion of


the analog signal to a pulse-type signal in which the amplitude of the pulse
denotes the analog information.
 The purpose of PAM signaling is to provide another waveform that looks
like pulses, yet contains the information that was present in the analog
waveform.
 There are two classes of PAM signals:
• PAM that uses Natural Sampling (gating);
• PAM that uses Instantaneous Sampling to produce a flat-top pulse.

 The flat-top PAM signal could be generated by using a sample-and-hold


type electronic circuit.
 There is some high frequency loss in the recovered analog waveform due to
filtering effect H (f) caused by the flat top pulse shape.
 This can be compensated (Equalized) at the receiver by making the transfer
function of the LPF to 1/H(f)
 This is a very common practice called “EQUALIZATION”
 The pulse width τ is called the APERTURE since τ/Ts determines the gain of
the recovered analog signal
 Disadvantages of PAM
• PAM requires a very larger bandwidth than that of the original
signal;
• The noise performance of the PAM system is not satisfying.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 27


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CIRCUIT DIAGRAM:
Figure 10: FT1503 PULSE AMPLITUDE MODULATION AND DEMODULATION

Procedure:

PAM MODULATOR:

1. Switch on the power supply


2. Observe the modulating (AF) signal from 1 KHz AF signal source.
3. Trace the signal on the tracing paper (along with) and note down frequency
and amplitude.
4. Observe the synchronous clock generator (8 KHz) output on the CRO channel.
5. Trace the clock signal on the tracing paper along with the AF signal and note
down the frequency and amplitude.
6. Then feed the AF signal (sinusoidal) and clock frequencies square wave to the
respective input ports of the PAM modulator.
7. Adjust the amplitude control of PAM modulator unit. Then we can observe the
proper signal\
8. Trace the signal on the tracing paper. Note its frequency and sample interval.

PAM DEMODULATOR:
1. Feed the output from the PAM modulator to the PAM input of the
demodulator

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 28


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

2. Observe the output AF signal trace the signal on the tracing paper and
note down the frequency and amplitude. Adjust the amplitude control pot
at the PAM modulator for proper demodulated AF signal at the
demodulated output before tracing the output signal on the tracing paper.
Waveforms:

Precautions:

1. Check the connections before giving the power supply

2. Observations should be done carefully

Result: Hence the Pulse Amplitude Modulation and Demodulation was studied.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 29


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions
1. TDM is possible for sampled signals. What kind of multiplexing can be
used in continuous modulation systems?
2. What is the minimum rate at which a speech signal can be sampled for
the purpose of PAM?
3. What is cross talk in the context of time division multiplexing?
4. Which is better, natural sampling or flat topped sampling and why?
5. Why a dc offset has been added to the modulating signal in this board?
Was it essential for the working of the modulator? Explain?
6. If the emitter follower in the modulator section saturates for some level
of input signal, then what effect it will have on the output?
7. Derive the mathematical expression for frequency spectrum of PAM
signal.
8. Explain the modulation circuit operation?
9. Explain the demodulation circuit operation?
10. Is PAM & Demodulation is sensitive to Noise?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 30


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

8. PULSE WIDTH MODULATION (PWM) & DEMODULATION

AIM: To generate the Pulse Width modulated and demodulated signals.

Apparatus Required:

Name of the Specifications/Range Quantity


Component/Equipment

1. PWM Modulation & Demodulation FT 1504 1

2. CRO 1

3.CRO probes 2

4. Patch chords

Theory:

Pulse Width Modulation (PWM) is a type of modulation in which the width of


the pulses of carrier pulse train is varied linearly with the modulating signal.
Pulse-Width Modulation (PWM), or Pulse-Duration Modulation (PDM), is a
commonly used technique for controlling power to inertia electrical devices, made
practical by modern electronic power switches. The PWM switching frequency
has to be much faster than what would affect the load, which is to say the device
that uses the power. Typically switching have to be done several times a minute
in an electric stove, 120 Hz in a lamp dimmer, from few kilohertz (kHz) to tens of
kHz for a motor drive and well into the tens or hundreds of kHz in audio
amplifiers and computer power supplies.

The main advantage of PWM is that power loss in the switching devices is very
low. When a switch is off there is practically no current, and when it is on, there
is almost no voltage drop across the switch. Power loss, being the product of
voltage and current, is thus in both cases close to zero. PWM also works well
with digital controls, which, because of their on/off nature, can easily set the
needed duty cycle.

If the widths of the pulses are varying in accordance with the modulating signal
it is called pulse width modulation. In Pulse width modulation, the amplitude of
the pulses is constant. Generation of PWM the input modulating signal is given
to non - inverting terminal of op-amp .the op-amp now compares with both the
input signals. The output of the comparator is high only when instantaneous
value of input modulating signal is grater then that of saw tooth waveform. When
saw tooth waveform voltage is grater then input modulating signal at that instant

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 31


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

the output of the comparator remains zero i.e. in negative saturation. Thus
output of comparator is PWM signal.
CIRCUIT DIAGRAM:

Procedure:

PWM MODULATOR:

1. Switch on the power supply


2. Observe the modulating (AF) signal from 1 KHz AF signal source.
3. Trace the signal on the tracing paper (along with) and note down frequency
and amplitude.
4. Observe the synchronous clock generator (8 KHz) output on the CRO channel.
5. Trace the clock signal on the tracing paper along with the AF signal and note
down the frequency and amplitude.
6. Then feed the AF signal (sinusoidal) and clock frequencies square wave to the
respective input ports of the PWM modulator.
7. Adjust the amplitude control of PWM modulator unit. Then we can observe the
proper signal.
8. Trace the signal on the tracing paper. Note its frequency and sample interval.
PWM DEMODULATOR:
1. Feed the output from the PWM modulator to the PWM input of the
demodulator
2. Observe the output AF signal trace the signal on the tracing paper and note
down the frequency and amplitude. Adjust the amplitude control pot at the

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 32


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

PWM modulator for proper demodulated AF signal at the demodulated output


before tracing the output signal on the tracing paper.
Waveforms:

Precautions:

1. Check the connections before giving the power supply

2. Connections must be tight.

3. The width of the signal must be noted carefully.

Result: The output characteristic of a Pulse width modulated/demodulated

signal is obtained.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 33


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions
1. An audio signal consists of frequencies in the range of 100Hz to
5.5KHz.What is the minimum frequency at which it should be sampled in
order to transmit it through pulse modulation?
2. Draw a TDM signal which is handling three different signals using PWM?
3. What do you infer from the frequency spectrum of a PWM signal?
4. Clock frequency in a PWM system is 2.5 kHz and modulating signal
frequency is 500Hzhowmany pulses per cycle of signal occur in PWM
output? Draw the PWM signal?
5. Why should the curve for pulse width Vs modulating voltage be linear?
6. What is the other name for PWM?
7. What is the disadvantage of PWM?
8. Will PWM work if the synchronization between Tx and Rx fails?
9. Why integrator is required in demodulation of PWM?
10. What kind of conversion is done in PWM generation?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 34


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

9. PULSE POSITION MODULATION (PPM) & DEMODULATION

AIM: To generate the Pulse Position modulated and demodulated signals.

Apparatus Required:

Name of the Specifications/Range Quantity


Component/Equipment
1. PPM Modulation & Demodulation FT 1505 1

2. CRO 1

3.CRO probes 2

4. Patch chords

Theory:

Pulse Position Modulation (PPM) is a type of modulation in which the relative


position of the pulses of carrier pulse train is varied linearly with the modulating
signal.

PPM can be considered version of PDM in PDM, long pulses expend considerable
power during the pulse while bearing no additional information. If an
arrangement is made so that the unused power could be subtracted from the
PDM, we get a more efficient pulse modulation. In PPM the position of a pulse
relative to its unmodulated time of occurrence is varied in accordance with the
message signal PPM may be obtained from PWM, in which the position of PWM
pulses are position modulated. Thus these pulses will have time displacement
proportional to the instantaneous value of the signal voltage.

The simplest method of generation of PPM from PWM is to use a monostable


multivibrator. It is to be designed in such away that it triggers the trailing edges
of a PWM signal. If a PWM signal is applied at the inputs, the output will be
obviously a pulse position modulated signal whose duration will be determined
by the timing circuit of multivibrator. For demodulation of PPM, first it converted
into PWM with help of flip-flop, and then it is demodulated.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 35


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CIRCUIT DIAGRAM:

Procedure:

PPM MODULATOR:

1. Switch on the power supply


2. Observe the modulating (AF) signal from 1 KHz AF signal source.
3. Trace the signal on the tracing paper (along with) and note down frequency
and amplitude.
4. Observe the synchronous clock generator (8 KHz) output on the CRO channel.
5. Trace the clock signal on the tracing paper along with the AF signal and note
down the frequency and amplitude.
6. Then feed the AF signal (sinusoidal) and clock frequencies square wave to the
respective input ports of the PPM modulator.
7. Adjust the amplitude control of PPM modulator unit. Then we can observe the
proper signal.
8. Trace the signal on the tracing paper. Note its frequency and sample interval.

PPM DEMODULATOR:
1. Feed the output from the PPM modulator to the PPM input of the demodulator

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 36


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

2. Observe the output AF signal trace the signal on the tracing paper and note
down the frequency and amplitude. Adjust the amplitude control pot at the
PPM modulator for proper demodulated AF signal at the demodulated output
before tracing the output signal on the tracing paper.

Waveforms:

Precautions:
1. Check the connections before giving the power supply

2. Observations should be done carefully

Result: Hence the Pulse position modulated/demodulated signal is

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 37


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

Viva questions
1.What is the advantage of PPM over PWM?
2. Is the synchronization is must between Tx and Rx
3. Shift in the position of each pulse of PPM depends on what?
4. Can we generate PWM from PPM?
5. Why do we need 555 timers?
6. Does PPM contain derivative of modulating signal compared to PWM?
7. For above scheme, do we have to use LPF and integrator in that order?
8. If we convert PPM to PWM & then detect the message signal, will the o/p has
less distortion?
9. Is synchronization critical in PPM?
10. How robust is the PPM to noise?

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 38


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

10. GENERATION AND DETECTION OF TIME DIVISION


MULTIPLEXING

AIM: To generate and detect time division multiplexing modulation and


demodulation.

EQUIPMENTS:

Kits for TDM modulation and demodulation.


Patch Chords.
Power supply.
20MHz Dual Trace Oscilloscope.

PROCEDURE:

1. Refer to the Block Diagram and Carry out the following connections and
switch settings.
2. Connect power supply in proper polarity to the kit DCL-02 & switch it.
3. Connect 250Hz, 500Hz, 1KHz, and 2KHz sine wave signals from the
Function Generator to the multiplexer inputs channel CH0, CH1, CH2, CH3 by
means of the connecting chords provided.
4. Connect the multiplexer output TXD of the transmitter section to the
demultiplexer input RXD of the receiver section.
5. Connect the output of the receiver section CH0, CH1, CH2, CH3 to the IN0,
IN1, IN2, IN3 of the filter section.
6. Connect the sampling clock TX CLK and Channel Identification Clock
TXSYNC of the transmitter section to the corresponding RX CLK and RX
SYNC of the receiver section respectively.
7. Set the amplitude of the input sine wave as desired.
8. Take observations as mentioned below.
PRECAUTIONS:

1. Keep the switch faults in off position.


2. Avoid loose connections.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 39


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

BLOCK DIAGRAM OF TDM:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 40


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

WAVE FORMS:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 41


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

RESULT:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 42


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

11. GENERATION AND DETECTION OF PULSE CODE


MODULATION (PCM)

AIM: To generate and detect modulation and demodulation techniques by using


PCM.

EQUIPMENTS:

Kits for PCM modulation and demodulation.


Patch Chords.
Power supply.
20MHz Dual Trace Oscilloscope.

PROCEDURE:

1. Refer to the Block Diagram & Carry out the following connections.
2. Connect power supply in proper polarity to the kits and switch it on.
3. Connect sine wave of frequency 500Hz and 1KHz to the input CH0 and CH1
of the sample and hold logic.
4. Connect OUT 0 to CH0 IN & OUT 1 to CH1 IN.
5. Set the speed selection switch SW1 to FAST mode.
6. Select parity selection switch to NONE mode on both the Modulation and
demodulation kits.
7. Connect TXDATA, TXCLK and TXSYNC of the transmitter section to
the corresponding RXDATA, RXCLK, and RXSYNC of the receiver section
8. Connect posts DAC OUT to IN post of demultiplexer section in demodulator
kit.
9. Ensure that FAULT SWITCH SF1 as shown in switch setting diagram
introduces no fault.
10. Take the observations as mentioned below.
11. Repeat the above experiment with DC Signal at the inputs of the Channel CH
0 and CH 1.
12. Connect ground points of both the kits with the help of connecting chord
provided during all the experiments.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 43


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

BLOCK DIAGRAM:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 44


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

WAVE FORMS

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 45


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 46


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

RESULT:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 47


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

12.DELTA MODULATION AND DEMODULATION.


Aim: Study of Delta Modulation and Demodulation.
THEORY:
Delta modulation is the differential pulse code modulation scheme in which the
difference signal is encoded into just a single bit. In digital modulation system,
the analog signal is sampled and digitally coded. This code represents the
sampled amplitude of the analog signal. The digital signal is sent to the receiver
through any channel in serial form. At the receiver the digital signal is decoded
and filtered to get reconstructed analog signal. Sufficient number of samples are
required to allow the analog signal to be reconstructed accurately. Delta
modulation is a process of converting analog signal into one bit code, means only
one bit is sent per sample. This bit indicates whether the signal is larger or
smaller than the previous samples. The advantage of DM is that the modulator
and demodulator circuits are much simpler than those used in traditional PCM.

Delta modulation is an encoding process where the logic levels of the transmitted
pulses indicate whether the decoded output should rise or fall at each pulse.
This is a true digital encoding process as compare to PAM, PW PPM.
If signal amplitude has increased in DM, then modulated output is -a logic level
If the signal amplitude has decreased the modulator output is logic level 0. Thus
the output frotb the modulator is a series of zeroes and ones to indicate rise and
fall of the waveform Worn the previous value. The block diagram (Fig. 1.1) of
Delta Modulation illustrates the components at the transmitter end. It consists of
Digital Sampler and an Integrator at the feedback -path of Digital sampler. Let
assume that the base band signal a(t) and its quantized approximation 1(0 are
applied as inputs to the comparator. A comparator as its name suggests simply
makes a comparison between inputs. The comparator has one fixed output c(t)
when a(t) > i(t) and the different output when a(t) < i(t) the comparator output is
then latched in to a D-flip/flop which is clocked by the selected transmitter
clock. Thus the output of the D-flip/flop is latched 1 or 0 synchronous with the
clock edge. This binary data stream is transmitted to the receiver and is also fed

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 48


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

to the input of integrator. The integrator output is then connected to the negative
terminal of voltage comparator, thus completing the modulator circuit. The
waveform of the Delta Modulator is as shown in the figure 1 5.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 49


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

DELTA DEMODULATOR:
The Delta Demodulator (Fig. 1.2) consists of a D-flip/flop, followed by an
integrator and a 2nd and 4th order low pass butterworth filter. The Delta
Demodulator receives the data stream from D-flip/flop of Delta Modulator. It
latches this data at every rising edge of receiver clock. This data stream is then
fed to integrator, its output tries to follow the analog signal in ramp fashion and
hence is a good approximation of the signal itself. The integrator, output contains
sharp edges, which is smoothened out by the 2nd order, and 4th order low pass
butterworth filter whose cut-off frequency is just above the audio band.
The practical use of Delta Modulation is limited due to following drawbacks
NOISE: A noise is defined, as any unwanted random waveform accompanying the
information signal. When the signal is received at the receiver irrespective of any
channel it is always accompanied by noise.
DISTORTION: Distortion means that the receiver output is not the true copy of
the analog input signal at the transmitter. In Delta modulation, when the analog
signal is greater than the integrator output the integrator ramps up to meet the
analog signal. The ramping rate of integrator is constant. Therefore if the rate of
change of analog input is faster than the ramping rate, the modulator is unable
to catch up with the input signal. This causes a large disparity between the
information signal and it's quantised approximation. This error phenomenon is
known as Slope over loading and causes the loss of rapidly changing information.
The slope overloading waveform is as shown in the figure. The problem of slope
overload can be solved by increasing the ramping rate of the integrator. But as it
can be seen from the figure the effect of the large step size is to add large sharp
edges at the integrator output and hence it adds to noise. iii) Another problem of
Delta Modulation is that it is unable to pass DC information. This is not a
serious limitation of the speech communication.
EQUIPMENTS:
DCL —07 kit.
Connecting chords.
Power supply.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 50


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

20MHz Dual Trace Oscilloscope.

NOTE: KEEP ALL THE SWITCH FAULTS (SWITCH SF1 & SF) IN OFF POSITION.

PROCEDURE:
1. Refer to the block diagram (Fig. 1.3) and carry out the following
connections.
2. Connect the power supply with the proper polarity to the Kit DCL-07 and
switch it ON.
3. Select sine wave input 250Hz of OV through pot P1 and connect post
250Hz to post IN of input buffer.
4. Connect output of buffer post OUT to Digital Sampler input post IN1.
5. Then select clock rate of 8 KHz by pressing switch S1 selected clock is
indicated by LED glow.
6. Keep Switch S2 in A (Delta) position.
7. Connect output of Digital Sampler post OUT to input post IN of Integrator
1.
8. Connect output of Integrator 1 post OUT to input post 1N2 of Digital
Sampler.
9. Then observe the Delta modulated output at output of Digital Sampler post
OUT and compare it with the clock rate selected. It is half the frequency of
clock rate selected. ,
10. Observe the integrator output test point. It can be observe that as
the clock rate is increased amplitude of triangular waveform decreases.
This is called minimum step size. These waveforms are as shown in figure
1.4. Then increase the amplitude of 250Hz sine wave upto 0.5V. Signal
approximating 250Hz is available at the integrator output. This signal is
obtained by integrating the digital output resulting from Delta modulation.
11. Then go on increasing the amplitude of selected signal through the
respective pot from 0 to 2V. It can be observed that the digital high makes
the integrator output to go upward and digital low makes the integrator

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 51


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

output to go downwards. Observe that the integrator output follow the


input signal. The waveforms are as shown in the figure 1.5. Observe the
waveforms at various test-points in the Delta modulator section.
12. Increase the amplitude of 250Hz sine wave through pot P1 further
high and observe that the integrator output cannot follow the input signal.
State the reason.
13. Repeat the above mention procedures with different signal sources
and selecting the different clock, rates and observe the response of Delta
Modulator.
14. Connect Delta modulated output post-OUT of Digital Sampler to the
input of Delta Demodulator section post IN of Demodulator.
15. Connect output of Demodulator post OUT to the input of Integrator 3
post IN.
16. Connect output of Integrator 3 post OUT to the input of output
buffer post IN
17. Connect output of output buffer p6-st OUT to the input of 2nd order
filter post IN.
18. Connect output of 2nd order filter post OUT to the input of 4th order
filter post IN.
19. Keep Switch S4 in HIGH` position.
20. Then observed various tests points in Delta Demodulator section and
observe the reconstructed signal through 2nd order filter and 4th order
filter. Observe the waveforms as shown in figure 1.5.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 52


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 53


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 54


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 55


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

SWITCH FAULTS:
Note: Keep the connections as per the procedure. Now switch corresponding fault
switch button in ON condition & observe the different effect on the output. The
faults are normally used one at a time.
Put switch 3 of SF1 in Switch Fault section to ON position. This will short the
resistor R79 (10KO) with R78 (100Kf2), which will reduce Integrator 3 Gain.
Which will affect the output of Delta I Adaptive Delta Demodulation.
Put switch 4 of SF1 in Switch Fault section to ON position. This will short the
generated sine wave signals 250Hz & 500Hz, which will generate noisy sine wave.
Put switch 5 of SF2 in Switch Fault section to ON position. This will open the
bypass capacitor of the 4th order low pass butterworth filter, which results in the
induction of ripples at the filter output.
Put switch 7 of SF2 in Switch Fault section to ON position. This will open the
reset signal of Flip-Flop in Digital Sampler. Results in distorted output at Delta
Modulator. Duration of fault gets reduced with higher Clock frequency.
Put switch 8 of SF2 in Switch Fault section to ON position. This will open
Resistors R14 & R15 (22KC2), in ladder network of 250Hz sine wave signal
generator. Results in distorted 250Hz sine wave signal.

OBSERVATION:
Observe the following signal on oscilloscope and plot it on the paper. (Fig. 1.4 &
Fig.1.5) Sampling clock. Input Signal.— Integrator 1 output at feedback loop for
Delta modulator, - Digital sampler Output. Demodulator, Output. Integrator
output Filter Outputs.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 56


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

13. DIFFERENTIAL PHASE SHIFT KEYING MODULATION TECHNIQUES.

OBJECTIVE:
Study of Carrier Modulation Techniques by differential phase Shift Keying (DPSK)
method.
THEORY:
In BPSK communication system, the demodulation is made by comparing the
instant phase of the BPSK signal to an absolute reference phase locally generated
in the receiver. The modulation is called in this case BPSK absolute. The greatest
difficulty of these systems lies in the need to keep the phase of the regenerated
carrier always constant. This problem is solved with the PSK differential
modulation, as the information is not contained in the absolute phase of the
modulated carrier but in the phase difference between two next modulation
intervals.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 57


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 58


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

The DPSK system explained above has a clear advantage over the BPSK system
in that the former avoids the need for complicated circuitry used to generate a
local carrier at the receiver.
EQUIPMENTS:
Experimentor Kit ADCL-01.
Connecting Chords.
Power supply.
20MHz Dual Trace Oscilloscope.
NOTE: KEEP THE SWITCH FAULTS IN OFF POSITION.
PROCEDURE:
1. Refer to the block diagram (Fig.3.1) and carry out the following connections
and switch settings.
2. Connect power supply in proper polarity to the kit ADCL-01 and switch it
on
3. Select Data pattern of simulated data using switch SW1.
4. Connect SDATA generated to DATA IN of NRZ-L CODER.
5. Connect the NRZ-L DATA output to the DATA IN of the DIFFERENTIAL
ENCODER.
6. Connect the clock generated SCLOCK to CLK IN of the DIFFERENTIAL
ENCODER.
7. Connect differentially encoded data to control input C1 of CARRIER
MODULATOR.
8. Connect carrier component SIN "I to IN1 and SIN 2 to IN2 of the Carrier
Modulator Logic.
9. Connect DPSK modulated signal MOD OUT to MOD IN of the BPSK
DEMODULATOR.
10. Connect =put of BPSK demodulator b(t) OUT to input of DELAY
SECTION b(t) IN and one input b(t) IN of decision device.
11. Connect the output of delay section b(t -Tb) OUT to the input b(t-Tb)
IN of decision device.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 59


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

12. Comparc the DPSK decoded data at DATA OUT with respect to input
SDATA.
13. Observe various waveforms as mentioned below (Fig. 3.3), if
recovered data mismatches with respect to the transmitter data, then use
RESET switch for clear observation of data output.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 60


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 61


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

OBSERVATION:
Observe the following waveforms on CRO and plot it on the paper.
ON KIT ADCL- 01
Input NRZ-L Data at DATA IN of DIFFERENTIAL ENCODER.
Differentially encoded data at DATA OUT of DIFFERENTIAL ENCODER.
Carrier frequency SIN 1 and SIN 2.
DPSK modulated data at MOD OUT.
DPSK DE MODULATED signal at b(t) OUT of BPSK DEMODULATOR.
Delayed data by one bit interval at b(t-Tb) OUT of DELAY SECTION.
DPSK decoded data at DATA OUT of DPSK DQCODER.
SWITCH FAULTS:
Note: Keep the connections as per the procedure. Now switch corresponding fault
switch button in ON condition & observe the different effect on the output. The
faults are normally used one at a time.
1. Put switch 1 of SF1 (ADCL-01) in Switch Fault section to ON position. This
will open the MSB bit of the data. Due to this MSB bit of data remains high
(logic 1) irrespective to its switch position of SW1.
2. Put switch 2 of SF1 (ADCL-01) in Switch Fault section to ON position. This
will open capacitor for filtering of carrier signal. Due to this amplitude of
SIN 1 and SIN 2 gets reduced.
3. Put switch 3 of SF1 (ADCL-01) in Switch Fault section to ON position. This
will open capacitor used to get 180 deg. Phase shift between SIN 1 & SIN 2.
Due to this there is no 180 deg phase shift obtained.
4. Put switch 4 of SF1 (ADCL-01) in Switch Fault section to ON position. This
will open input of the EX-OR used in Differential encoder section. due to
this we does not get proper encoded signal at the output of DIFFERENTIAL
ENCODER.
5. Put switch 5 of SF2 (ADCL-01) in Switch Fault section to ON position. This
will disable control signal C1 going to Modulator IC. Modulator will not
able to modulate the signal properly.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 62


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

6. Put switch 6 of SF2 (ADCL-01) in Switch Fault section to ON position. This


will remove the connection for PLL input. Due to this PLL gets mistuned
and BPSK/DPSK/DEPSK output gets disturbed.
7. Put switch 7 of SF2 (ADCL-01) in Switch Fault section to ON position. This
will open the data input to the D-F/F in DELAY SECTION. Thus output of
the delay section gets disabled.
8. Put switch 8 of SF2 (ADCL-01) in Switch Fault section to ON position. This
will remove one of the inputs in the DPSK decoder section. Due to this the
decoded data having different pattern with respect to the transmitted data.
CONCLUSION:
The differential coding of data to be transmitted makes the bit "1" to be
transformed into carrier phase variation. In this way the receiver recognizes one
bit "1" at a time which detects a phase shift of the modulated carrier,
independently from its absolute phase. In this way the BPSK modulation, which
can take to the inversion of the demodulated data, is overcome.

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 63


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

14. GENERATION AND DETECTION OF AMPLITUDE SHIFT KEYING

AIM: To generate and detect modulation and demodulation techniques by using


ASK method.

EQUIPMENTS:

Kits for ASK modulation and demodulation.


Patch Chords.
Power supply.
20MHz Dual Trace Oscilloscope.

PROCEDURE:

1. Refer to the block diagram and carry out the following connections and switch
settings.

2. Connect power supply in proper polarity to the kits DCL-05 and DCL- 06 and
switch it on.

3. Connect CLOCK and DATA generated on DCL-05 to CODING CLOCK


IN and DATA INPUT respectively by means of the patch-chords provided.

4. Connect the NRZ-L data input to the CONTROL INPUT of the Carrier
Modulator logic.

5. Connect carrier component SIN2 to INPUT1 and GROUND to INPUT2 of the


Carrier Modulator Logic.

6. Connect ASK modulated signal MODULATOR OUTPUT on DCL-05 to the ASK


IN of the ASK DEMODULATOR on DCL-06.

7. Observe various waveforms as mentioned below.

PRECAUTIONS:

1. Keep the switch faults in off position.

2. Avoid loose connections

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 64


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

BLOCKDIAGRAM OF ASK:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 65


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

WAVE FORMS:

RESULT:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 66


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

15. GENERATION AND DETECTION OF FREQUENCY SHIFT


KEYING

AIM: To generate and detect modulation and demodulation techniques by using


FSK method.

EQUIPMENTS:

Kits for FSK modulation and demodulation.


Patch Chords.
Power supply.
20MHz Dual Trace Oscilloscope.

PROCEDURE:

1. Refer to the block diagram and carry out the following connections and switch
settings.

2. Connect power supply in proper polarity to the kits DCL-05 and DCL-06 and
switch it on.

3. Connect CLOCK and DATA generated on DCL-05 to CODING CLOCK IN and


DATA INPUT respectively by means of the patch-chords provided.

4. Connect the NRZ-L data input to the CONTROL INPUT of the Carrier
Modulator logic.

5. Connect carrier component SIN 1 to INPUT2 and SIN 2 to INPUT1 of the


Carrier Modulator Logic.

6. Connect FSK modulated signal MODULATOR OUTPUT on DCL-05 to the FSK


IN of the FSK DEMODULATOR on DCL-06.

7. Observe various waveforms as mentioned below.

PRECAUTIONS:

1. Keep the switch faults in off position.

2. Avoid loose connections

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 67


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

BLOCKDIAGRAM OF FSK:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 68


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

WAVE FORMS:

RESULT:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 69


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

16.GENERATION AND DETECTION OF PHASE SHIFT KEYING

AIM: To generate and detect modulation and demodulation techniques by using


PSK method.

EQUIPMENTS:

Kits for PSK modulation and demodulation.


Patch Chords.
Power supply.
20MHz Dual Trace Oscilloscope.

PROCEDURE:

1. Refer to the block diagram and carry out the following connections and switch
settings.

2. Connect power supply in proper polarity to the kits DCL-05 and DCL-06 and
switch it on.

3. Connect CLOCK and DATA generated on DCL-05 to CODING CLOCK IN and


DATA INPUT respectively by means of the patch-chords provided.

4. Connect the NRZ-L data input to the CONTROL INPUT of the Carrier
Modulator logic.

5. Connect carrier component SIN 2 to INPUT1 and SIN 3 to INPUT2 of the


Carrier Modulator Logic.

6. Connect PSK modulated signal MODULATOR OUTPUT on DCL-05 to the PSK


IN of the PSK DEMODULATOR on DCL-06.

7. Observe various waveforms as mentioned below.

PRECAUTIONS:

1. Keep the switch faults in off position.

2. Avoid loose connections

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 70


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

BLOCK DIAGRAM OF PSK:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 71


ANALOG & DIGITAL COMMUNICATIONS LAB ECE362

WAVEFORMS

RESULT:

CHALAPATHI INSTITUTE OF ENGINEERING & TECHNOLOGY Page 72

You might also like