Module Seven
Module Seven
input clk,
);
countt <= 0;
end
// g f e d c b a
case(four_bit[digit_display])
endcase
case(digit_display)
end
endmodule
module DigitalClock_24hrFormat(
input clk,
input center,
input right,
input left,
input up,
input down,
output clock_mode_led
);
reg [5:0] hrs, min, sec = 0;//hrs 0 - 23, min 0 -59, sec 0 - 59
reg toggle = 0;
reg clock_mode = 0;
case(current_mode)
if (center) begin
clock_mode <= 0;
countt <= 0;
toggle <= 0;
sec <= 0;
end
countt <= 0;
end
end
set_time: begin
if (center) begin
clock_mode <= 1;
end
if (countt < (25_000_000)) begin
countt <= 0;
case (toggle)
1'b0: begin
if (up) begin
end
if (down) begin
end
end
toggle <= 1;
end
end
1'b1: begin
if (up) begin
end
if (down) begin
end
end
toggle <= 0;
end
end
endcase
end
end
endcase
sec <= 0;
end
min <= 0;
end
if (hrs >= 24) begin // After 24 hours, reset the hours back to 0
hrs <= 0;
end
min_1 <= min % 10;
end
endmodule