Low Power, 12.65 mW, 2.3 V to 5.

5 V,
Programmable Waveform Generator
Data Sheet AD9833
FEATURES GENERAL DESCRIPTION
Digitally programmable frequency and phase The AD9833 is a low power, programmable waveform generator
12.65 mW power consumption at 3 V capable of producing sine, triangular, and square wave outputs.
0 MHz to 12.5 MHz output frequency range Waveform generation is required in various types of sensing,
28-bit resolution: 0.1 Hz at 25 MHz reference clock actuation, and time domain reflectometry (TDR) applications.
Sinusoidal, triangular, and square wave outputs The output frequency and phase are software programmable,
2.3 V to 5.5 V power supply allowing easy tuning. No external components are needed. The
No external components required frequency registers are 28 bits wide: with a 25 MHz clock rate,
3-wire SPI interface resolution of 0.1 Hz can be achieved; with a 1 MHz clock rate,
Extended temperature range: −40°C to +105°C the AD9833 can be tuned to 0.004 Hz resolution.
Power-down option
The AD9833 is written to via a 3-wire serial interface. This serial
10-lead MSOP package
interface operates at clock rates up to 40 MHz and is compatible
Qualified for automotive applications
with DSP and microcontroller standards. The device operates
APPLICATIONS with a power supply from 2.3 V to 5.5 V.
Frequency stimulus/waveform generation The AD9833 has a power-down function (SLEEP). This function
Liquid and gas flow measurement allows sections of the device that are not being used to be powered
Sensory applications: proximity, motion, down, thus minimizing the current consumption of the part. For
and defect detection example, the DAC can be powered down when a clock output is
Line loss/attenuation being generated.
Test and medical equipment
The AD9833 is available in a 10-lead MSOP package.
Sweep/clock generators
Time domain reflectometry (TDR) applications

FUNCTIONAL BLOCK DIAGRAM

AGND DGND VDD CAP/2.5V

ON-BOARD
MCLK REGULATOR REFERENCE
AVDD/ FULL-SCALE COMP
DVDD CONTROL
2.5V

FREQ0 REG 12
PHASE SIN
ACCUMULATOR MUX 10-BIT DAC
MUX ROM
(28-BIT)
FREQ1 REG
MSB

PHASE0 REG
PHASE1 REG MUX
DIVIDE VOUT
MUX
BY 2
CONTROL REGISTER R
200Ω

SERIAL INTERFACE
AND
CONTROL LOGIC AD9833
02704-001

FSYNC SCLK SDATA

Figure 1.

Rev. E Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2003–2012 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
AD9833* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017

COMPARABLE PARTS DOCUMENTATION

View a parametric search of comparable parts. Application Notes
• AN-1044: Programming the AD5932 for Frequency Sweep
EVALUATION KITS and Single Frequency Outputs
• AD9833 Evaluation Board • AN-1070: Programming the AD9833/AD9834
• AN-1248: SPI Interface
• AN-1389: Recommended Rework Procedure for the Lead
Frame Chip Scale Package (LFCSP)
• AN-237: Choosing DACs for Direct Digital Synthesis
• AN-280: Mixed Signal Circuit Technologies
• AN-342: Analog Signal-Handling for High Speed and
Accuracy
• AN-345: Grounding for Low-and-High-Frequency Circuits
• AN-419: A Discrete, Low Phase Noise, 125 MHz Crystal
Oscillator for the AD9850
• AN-423: Amplitude Modulation of the AD9850 Direct
Digital Synthesizer
• AN-543: High Quality, All-Digital RF Frequency
Modulation Generation with the ADSP-2181 and the
AD9850 DDS
• AN-557: An Experimenter's Project:
• AN-587: Synchronizing Multiple AD9850/AD9851 DDS-
Based Synthesizers
• AN-605: Synchronizing Multiple AD9852 DDS-Based
Synthesizers
• AN-621: Programming the AD9832/AD9835
• AN-632: Provisionary Data Rates Using the AD9951 DDS as
an Agile Reference Clock for the ADN2812 Continuous-
Rate CDR
• AN-769: Generating Multiple Clock Outputs from the
AD9540
• AN-772: A Design and Manufacturing Guide for the Lead
Frame Chip Scale Package (LFCSP)
• AN-823: Direct Digital Synthesizers in Clocking
Applications Time
• AN-837: DDS-Based Clock Jitter Performance vs. DAC
Reconstruction Filter Performance
• AN-843: Measuring a Loudspeaker Impedance Profile
Using the AD5933
• AN-847: Measuring a Grounded Impedance Profile Using
the AD5933
• AN-851: A WiMax Double Downconversion IF Sampling
Receiver Design
• AN-927: Determining if a Spur is Related to the DDS/DAC
REFERENCE MATERIALS
or to Some Other Source (For Example, Switching
Supplies) Technical Articles
• AN-939: Super-Nyquist Operation of the AD9912 Yields a • 400-MSample DDSs Run On Only +1.8 VDC
High RF Output Signal • ADI Buys Korean Mobile TV Chip Maker
• AN-953: Direct Digital Synthesis (DDS) with a • Basics of Designing a Digital Radio Receiver (Radio 101)
Programmable Modulus
• DDS Applications
Data Sheet
• DDS Circuit Generates Precise PWM Waveforms
• AD9833-DSCC: Military Data Sheet
• DDS Design
• AD9833-EP: Enhanced Product Data Sheet
• DDS Device Produces Sawtooth Waveform
• AD9833: Low Power 12.65 mW, 2.3 V to 5.5 V,
• DDS Device Provides Amplitude Modulation
Programmable Waveform Generator Data Sheet
• DDS IC Initiates Synchronized Signals
Product Highlight
• DDS IC Plus Frequency-To-Voltage Converter Make Low-
• Introducing Digital Up/Down Converters: VersaCOMM™
Cost DAC
Reconfigurable Digital Converters
• DDS Simplifies Polar Modulation
Technical Books
• Digital Potentiometers Vary Amplitude In DDS Devices
• A Technical Tutorial on Digital Signal Synthesis, 1999
• Digital Up/Down Converters: VersaCOMM™ White Paper
User Guides
• Digital Waveform Generator Provides Flexible Frequency
• UG-272: Evaluating the AD9833 Low Power 12.65 mW, 2.3
Tuning for Sensor Measurement
V to 5.5 V, Programmable Waveform Generator
• Improved DDS Devices Enable Advanced Comm Systems
SOFTWARE AND SYSTEMS REQUIREMENTS • Integrated DDS Chip Takes Steps To 2.7 GHz

• AD9833 - Microcontroller No-OS Driver • Simple Circuit Controls Stepper Motors

• AD9834 IIO Direct Digital Synthesis Linux Driver • Speedy A/Ds Demand Stable Clocks

• AD9833 Evaluation Board Software • Synchronized Synthesizers Aid Multichannel Systems

• AD9833 FMC-SDP Interposer & Evaluation Board / Xilinx • The Year of the Waveform Generator
KC705 Reference Design • Two DDS ICs Implement Amplitude-shift Keying
• BeMicro FPGA Project for AD9833 with Nios driver • Video Portables and Cameras Get HDMI Outputs

TOOLS AND SIMULATIONS DESIGN RESOURCES

• ADIsimDDS (Direct Digital Synthesis) • AD9833 Material Declaration
• AD9833 IBIS Model • PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints

DISCUSSIONS
View all AD9833 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
 Submit feedback for this data sheet.
DOCUMENT FEEDBACK

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD9833 Data Sheet

TABLE OF CONTENTS
Features .............................................................................................. 1 Control Register ......................................................................... 13
Applications ....................................................................................... 1 Frequency and Phase Registers ................................................ 15
General Description ......................................................................... 1 Reset Function ............................................................................ 16
Functional Block Diagram .............................................................. 1 Sleep Function ............................................................................ 16
Revision History ............................................................................... 2 VOUT Pin ................................................................................... 16
Specifications..................................................................................... 3 Applications Information .............................................................. 17
Timing Characteristics ................................................................ 4 Grounding and Layout .............................................................. 17
Absolute Maximum Ratings ............................................................ 5 Interfacing to Microprocessors ..................................................... 20
ESD Caution .................................................................................. 5 AD9833 to 68HC11/68L11 Interface ....................................... 20
Pin Configuration and Function Descriptions ............................. 6 AD9833 to 80C51/80L51 Interface .......................................... 20
Typical Performance Characteristics ............................................. 7 AD9833 to DSP56002 Interface ............................................... 20
Terminology .................................................................................... 10 Evaluation Board ............................................................................ 21
Theory of Operation ...................................................................... 11 System Demonstration Platform .............................................. 21
Circuit Description ......................................................................... 12 AD9833 to SPORT Interface ..................................................... 21
Numerically Controlled Oscillator Plus Phase Modulator ... 12 Evaluation Kit ............................................................................. 21
Sin ROM ...................................................................................... 12 Crystal Oscillator vs. External Clock ....................................... 21
Digital-to-Analog Converter (DAC) ....................................... 12 Power Supply............................................................................... 21
Regulator...................................................................................... 12 Evaluation Board Schematics ................................................... 22
Functional Description .................................................................. 13 Evaluation Board Layout ........................................................... 23
Serial Interface ............................................................................ 13 Outline Dimensions ....................................................................... 24
Powering Up the AD9833 ......................................................... 13 Ordering Guide .......................................................................... 24
Latency Period ............................................................................ 13 Automotive Products ................................................................. 24

REVISION HISTORY
9/12—Rev. D to Rev. E Added Evaluation Board Layout Section, Figure 36,
Changed Input Current, IINH/IINL from 10 mA to 10 µA.............. 3 Figure 37, and Figure 38 ................................................................ 23
Changes to Ordering Guide .......................................................... 24
4/11—Rev. C to Rev. D
9/10—Rev. B to Rev. C
Change to Figure 13 ......................................................................... 8
Changes to Table 9 .......................................................................... 15 Changed 20 mW to 12.65 mW in Data Sheet Title
Deleted AD9833 to ADSP-2101/ADSP-2103 Interface and Features List ................................................................................1
Section .............................................................................................. 20 Changes to Figure 6 Caption and Figure 7.....................................7
Changes to Evaluation Board Section .......................................... 21 6/10—Rev. A to Rev. B
Added System Demonstration Platform Section, AD9833 Changes to Features Section ............................................................1
to SPORT Interface Section, and Evaluation Kit Section .......... 21 Changes to Serial Interface Section.............................................. 13
Changes to Crystal Oscillator vs. External Clock Section Changes to VOUT Pin Section ..................................................... 16
and Power Supply Section ............................................................. 21 Changes to Grounding and Layout Section ................................ 17
Added Figure 32 and Figure 33; Renumbered Figures Updated Outline Dimensions ....................................................... 24
Sequentially ..................................................................................... 21 Changes to Ordering Guide .......................................................... 24
Deleted Prototyping Area Section and Figure 33 ....................... 22 Added Automotive Products Section .......................................... 24
Added Evaluation Board Schematics Section, Figure 34,
and Figure 35 ................................................................................... 22 6/03—Rev. 0 to Rev. A
Deleted Table 16.............................................................................. 23 Updated Ordering Guide .................................................................4

Rev. E | Page 2 of 24
Data Sheet AD9833

SPECIFICATIONS
VDD = 2.3 V to 5.5 V, AGND = DGND = 0 V, TA = TMIN to TMAX, RSET = 6.8 kΩ for VOUT, unless otherwise noted.

Table 1.
Parameter 1 Min Typ Max Unit Test Conditions/Comments
SIGNAL DAC SPECIFICATIONS
Resolution 10 Bits
Update Rate 25 MSPS
VOUT Maximum 0.65 V
VOUT Minimum 38 mV
VOUT Temperature Coefficient 200 ppm/°C
DC Accuracy
Integral Nonlinearity ±1.0 LSB
Differential Nonlinearity ±0.5 LSB
DDS SPECIFICATIONS (SFDR)
Dynamic Specifications
Signal-to-Noise Ratio (SNR) 55 60 dB fMCLK = 25 MHz, fOUT = fMCLK/4096
Total Harmonic Distortion (THD) −66 −56 dBc fMCLK = 25 MHz, fOUT = fMCLK/4096
Spurious-Free Dynamic Range (SFDR)
Wideband (0 to Nyquist) −60 dBc fMCLK = 25 MHz, fOUT = fMCLK/50
Narrow-Band (±200 kHz) −78 dBc fMCLK = 25 MHz, fOUT = fMCLK/50
Clock Feedthrough −60 dBc
Wake-Up Time 1 ms
LOGIC INPUTS
Input High Voltage, VINH 1.7 V 2.3 V to 2.7 V power supply
2.0 V 2.7 V to 3.6 V power supply
2.8 V 4.5 V to 5.5 V power supply
Input Low Voltage, VINL 0.5 V 2.3 V to 2.7 V power supply
0.7 V 2.7 V to 3.6 V power supply
0.8 V 4.5 V to 5.5 V power supply
Input Current, IINH/IINL 10 µA
Input Capacitance, CIN 3 pF
POWER SUPPLIES fMCLK = 25 MHz, fOUT = fMCLK/4096
VDD 2.3 5.5 V
IDD 4.5 5.5 mA IDD code dependent; see Figure 7
Low Power Sleep Mode 0.5 mA DAC powered down, MCLK running
1
Operating temperature range is −40°C to +105°C; typical specifications are at 25°C.

100nF
VDD
10nF

CAP/2.5V COMP

REGULATOR 12
SIN VOUT
10-BIT DAC
ROM
20pF
AD9833
02704-002

Figure 2. Test Circuit Used to Test Specifications

Rev. E | Page 3 of 24
AD9833 Data Sheet
TIMING CHARACTERISTICS
VDD = 2.3 V to 5.5 V, AGND = DGND = 0 V, unless otherwise noted. 1

Table 2.
Parameter Limit at TMIN to TMAX Unit Description
t1 40 ns min MCLK period
t2 16 ns min MCLK high duration
t3 16 ns min MCLK low duration
t4 25 ns min SCLK period
t5 10 ns min SCLK high duration
t6 10 ns min SCLK low duration
t7 5 ns min FSYNC to SCLK falling edge setup time
t8 min 10 ns min FSYNC to SCLK hold time
t8 max t4 − 5 ns max
t9 5 ns min Data setup time
t10 3 ns min Data hold time
t11 5 ns min SCLK high to FSYNC falling edge setup time
1
Guaranteed by design, not production tested.

Timing Diagrams

t1
MCLK
02704-003

t2
t3

Figure 3. Master Clock

t11 t5 t4
SCLK
t7 t6 t8
FSYNC

t10
t9
02704-004

SDATA D15 D14 D2 D1 D0 D1 5 D14

Figure 4. Serial Timing

Rev. E | Page 4 of 24
Data Sheet AD9833

ABSOLUTE MAXIMUM RATINGS

TA = 25°C, unless otherwise noted. Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
Table 3. rating only; functional operation of the device at these or any
Parameter Rating other conditions above those indicated in the operational
VDD to AGND −0.3 V to +6 V section of this specification is not implied. Exposure to absolute
VDD to DGND −0.3 V to +6 V maximum rating conditions for extended periods may affect
AGND to DGND −0.3 V to +0.3 V device reliability.
CAP/2.5V 2.75 V
Digital I/O Voltage to DGND −0.3 V to VDD + 0.3 V
Analog I/O Voltage to AGND −0.3 V to VDD + 0.3 V
ESD CAUTION
Operating Temperature Range
Industrial (B Version) −40°C to +105°C
Storage Temperature Range −65°C to +150°C
Maximum Junction Temperature 150°C
MSOP Package
θJA Thermal Impedance 206°C/W
θJC Thermal Impedance 44°C/W
Lead Temperature, Soldering (10 sec) 300°C
IR Reflow, Peak Temperature 220°C

Rev. E | Page 5 of 24
AD9833 Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

COMP 1 10 VOUT
VDD 2 9 AGND
AD9833
CAP/2.5V 3 TOP VIEW 8 FSYNC
DGND 4 (Not to Scale) 7 SCLK

02704-005
MCLK 5 6 SDATA

Figure 5. Pin Configuration

Table 4. Pin Function Descriptions

Pin No. Mnemonic Description
1 COMP DAC Bias Pin. This pin is used for decoupling the DAC bias voltage.
2 VDD Positive Power Supply for the Analog and Digital Interface Sections. The on-board 2.5 V regulator is also supplied
from VDD. VDD can have a value from 2.3 V to 5.5 V. A 0.1 µF and a 10 µF decoupling capacitor should be connected
between VDD and AGND.
3 CAP/2.5V The digital circuitry operates from a 2.5 V power supply. This 2.5 V is generated from VDD using an on-board
regulator when VDD exceeds 2.7 V. The regulator requires a decoupling capacitor of 100 nF typical, which is
connected from CAP/2.5V to DGND. If VDD is less than or equal to 2.7 V, CAP/2.5V should be tied directly to VDD.
4 DGND Digital Ground.
5 MCLK Digital Clock Input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK. The
output frequency accuracy and phase noise are determined by this clock.
6 SDATA Serial Data Input. The 16-bit serial data-word is applied to this input.
7 SCLK Serial Clock Input. Data is clocked into the AD9833 on each falling edge of SCLK.
8 FSYNC Active Low Control Input. FSYNC is the frame synchronization signal for the input data. When FSYNC is taken low,
the internal logic is informed that a new word is being loaded into the device.
9 AGND Analog Ground.
10 VOUT Voltage Output. The analog and digital output from the AD9833 is available at this pin. An external load resistor
is not required because the device has a 200 Ω resistor on board.

Rev. E | Page 6 of 24
Data Sheet AD9833

TYPICAL PERFORMANCE CHARACTERISTICS

5.5 –40
TA = 25°C VDD = 3V
TA = 25°C
–45
5.0
VDD = 5V
–50

SFDR (dBc)
4.5
MCLK/7
IDD (mA)

VDD = 3V –55

4.0
–60
MCLK/50

3.5
–65

3.0 –70

02704-009
02704-006
0 5 10 15 20 25 5 7 9 11 13 15 17 19 21 23 25
MCLK FREQUENCY (MHz) MCLK FREQUENCY (MHz)

Figure 6. Typical Current Consumption (IDD) vs. MCLK Frequency Figure 9. Wideband SFDR vs. MCLK Frequency
for fOUT = MCLK/10

6 0
VDD = 5V VDD = 3V
VDD = 3V TA = 25°C
–10
5
–20

4 –30
fMCLK = 10MHz
SFDR (dB)
IDD (mA)

–40
3 fMCLK = 18MHz
–50 fMCLK = 1MHz

2 –60

–70
1 fMCLK = 25MHz
–80

0 –90
02704-007

02704-010
100 1k 10k 100k 1M 10M 0.001 0.01 0.1 1 10 100
fOUT (Hz) fOUT/fMCLK

Figure 7. Typical IDD vs. fOUT for fMCLK = 25 MHz Figure 10. Wideband SFDR vs. fOUT/fMCLK for Various MCLK Frequencies

–60 –40
VDD = 3V
TA = 25°C
VDD = 3V
–65 –45 TA = 25°C
fOUT = MCLK/4096

–70 –50
SFDR (dBc)

SNR (dB)

–75 –55
MCLK/7
MCLK/50
–80 –60

–85 –65

–90 –70
02704-011
02704-008

0 5 10 15 20 25 1.0 5.0 10.0 12.5 25.0

MCLK FREQUENCY (MHz) MCLK FREQUENCY (MHz)

Figure 8. Narrow-Band SFDR vs. MCLK Frequency Figure 11. SNR vs. MCLK Frequency

Rev. E | Page 7 of 24
AD9833 Data Sheet
1000 0

950 –10

900 –20
VDD = 2.3V
850 –30
WAKE-UP TIME (µs)

POWER (dB)
800 –40

750 –50
VDD = 5.5V
700 –60

650 –70

600 –80

550 –90

500 –100

02704-012
–40 25 105 0 5M

02704-015
TEMPERATURE (°C) RWB 1k VWB 300 ST 50 SEC
FREQUENCY (Hz)

Figure 12. Wake-Up Time vs. Temperature Figure 15. Power vs. Frequency, fMCLK = 10 MHz, fOUT = 1.43 MHz = fMCLK/7,
Frequency Word = 0x2492492

1.250 0

–10
1.225
–20
UPPER RANGE
–30
1.200
POWER (dB)

–40
VREF (V)

1.175 –50
LOWER RANGE
–60
1.150
–70

–80
1.125
–90

1.100 –100
02704-013

–40 25 105 0 5M

02704-016
TEMPERATURE (°C) RWB 1k VWB 300 ST 50 SEC
FREQUENCY (Hz)

Figure 13. VREF vs. Temperature Figure 16. Power vs. Frequency, fMCLK = 10 MHz, fOUT = 3.33 MHz = fMCLK/3,
Frequency Word = 0x5555555

0 0

–10 –10

–20 –20

–30 –30
POWER (dB)

POWER (dB)

–40 –40

–50 –50

–60 –60

–70 –70

–80 –80

–90 –90

–100 –100
0 100k 0 100k
02704-014

02704-017

RWB 100 VWB 30 ST 100 SEC RWB 100 VWB 30 ST 100 SEC
FREQUENCY (Hz) FREQUENCY (Hz)

Figure 14. Power vs. Frequency, fMCLK = 10 MHz, fOUT = 2.4 kHz, Figure 17. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 6 kHz,
Frequency Word = 0x000FBA9 Frequency Word = 0x000FBA9

Rev. E | Page 8 of 24
Data Sheet AD9833
0 0

–10 –10

–20 –20

–30 –30

POWER (dB)
POWER (dB)

–40 –40

–50 –50

–60 –60

–70 –70

–80 –80

–90 –90

–100 –100
0 1M 0 12.5M

02704-018

02704-021
RWB 300 VWB 100 ST 100 SEC RWB 1k VWB 300 ST 100 SEC
FREQUENCY (Hz) FREQUENCY (Hz)

Figure 18. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 60 kHz, Figure 21. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 3.857 MHz = fMCLK/7,
Frequency Word = 0x009D495 Frequency Word = 0x2492492

0 0

–10 –10

–20 –20

–30 POWER (dB) –30

POWER (dB)

–40 –40

–50 –50

–60 –60

–70 –70

–80 –80

–90 –90

–100 –100
0 12.5M 0 12.5M
02704-019

02704-022
RWB 1k VWB 300 ST 100 SEC RWB 1k VWB 300 ST 100 SEC
FREQUENCY (Hz) FREQUENCY (Hz)

Figure 19. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 600 kHz, Figure 22. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 8.333 MHz = fMCLK/3,
Frequency Word = 0x0624DD3 Frequency Word = 0x5555555

–10

–20

–30
POWER (dB)

–40

–50

–60

–70

–80

–90

–100
0 12.5M
02704-020

RWB 1k VWB 300 ST 100 SEC

FREQUENCY (Hz)

Figure 20. Power vs. Frequency, fMCLK = 25 MHz, fOUT = 2.4 MHz,
Frequency Word = 0x189374D

Rev. E | Page 9 of 24
AD9833 Data Sheet

TERMINOLOGY
Integral Nonlinearity (INL) Total Harmonic Distortion (THD)
INL is the maximum deviation of any code from a straight line THD is the ratio of the rms sum of harmonics to the rms value
passing through the endpoints of the transfer function. The end- of the fundamental. For the AD9833, THD is defined as
points of the transfer function are zero scale, a point 0.5 LSB V22 + V32 + V4 2 + V52 + V62
below the first code transition (000 … 00 to 000 … 01), and full THD = 20 log
V1
scale, a point 0.5 LSB above the last code transition (111 … 10
to 111 … 11). The error is expressed in LSBs. where:
Differential Nonlinearity (DNL) V1 is the rms amplitude of the fundamental.
DNL is the difference between the measured and ideal 1 LSB V2, V3, V4, V5, and V6 are the rms amplitudes of the second
change between two adjacent codes in the DAC. A specified through sixth harmonics.
DNL of ±1 LSB maximum ensures monotonicity. Signal-to-Noise Ratio (SNR)
Output Compliance SNR is the ratio of the rms value of the measured output signal
Output compliance refers to the maximum voltage that can be to the rms sum of all other spectral components below the
generated at the output of the DAC to meet the specifications. Nyquist frequency. The value for SNR is expressed in decibels.
When voltages greater than that specified for the output compli- Clock Feedthrough
ance are generated, the AD9833 may not meet the specifications There is feedthrough from the MCLK input to the analog
listed in the data sheet. output. Clock feedthrough refers to the magnitude of the
Spurious-Free Dynamic Range (SFDR) MCLK signal relative to the fundamental frequency in the
Along with the frequency of interest, harmonics of the funda- output spectrum of the AD9833.
mental frequency and images of these frequencies are present at
the output of a DDS device. SFDR refers to the largest spur or
harmonic present in the band of interest. The wideband SFDR
gives the magnitude of the largest spur or harmonic relative to
the magnitude of the fundamental frequency in the zero to Nyquist
bandwidth. The narrow-band SFDR gives the attenuation of the
largest spur or harmonic in a bandwidth of ±200 kHz about the
fundamental frequency.

Rev. E | Page 10 of 24
Data Sheet AD9833

THEORY OF OPERATION
Sine waves are typically thought of in terms of their magnitude Knowing that the phase of a sine wave is linear and given a
form: a(t) = sin(ωt). However, these sine waves are nonlinear and reference interval (clock period), the phase rotation for that
not easy to generate except through piecewise construction. On period can be determined.
the other hand, the angular information is linear in nature. That ΔPhase = ωΔt
is, the phase angle rotates through a fixed angle for each unit of
time. The angular rate depends on the frequency of the signal Solving for ω,
by the traditional rate of ω = 2πf. ω = ΔPhase/Δt = 2πf
MAGNITUDE
+1
Solving for f and substituting the reference clock frequency for
the reference period (1/fMCLK = Δt)
6π
0
2π 4π
f = ΔPhase × fMCLK∕2π
The AD9833 builds the output based on this simple equation. A
–1
simple DDS chip can implement this equation with three major
PHASE subcircuits: numerically controlled oscillator (NCO) and phase
2π 4π 6π
2p modulator, SIN ROM, and digital-to-analog converter (DAC).
Each subcircuit is described in the Circuit Description section.
02704-023

Figure 23. Sine Wave

Rev. E | Page 11 of 24
AD9833 Data Sheet

CIRCUIT DESCRIPTION
The AD9833 is a fully integrated direct digital synthesis (DDS) SIN ROM
chip. The chip requires one reference clock, one low precision To make the output from the NCO useful, it must be converted
resistor, and decoupling capacitors to provide digitally created from phase information into a sinusoidal value. Because phase
sine waves up to 12.5 MHz. In addition to the generation of this information maps directly into amplitude, the SIN ROM uses the
RF signal, the chip is fully capable of a broad range of simple digital phase information as an address to a lookup table and
and complex modulation schemes. These modulation schemes converts the phase information into amplitude. Although the NCO
are fully implemented in the digital domain, allowing accurate contains a 28-bit phase accumulator, the output of the NCO is
and simple realization of complex modulation algorithms using truncated to 12 bits. Using the full resolution of the phase
DSP techniques. accumulator is impractical and unnecessary, because this would
The internal circuitry of the AD9833 consists of the following require a lookup table of 228 entries. It is necessary only to have
main sections: a numerically controlled oscillator (NCO), sufficient phase resolution such that the errors due to truncation
frequency and phase modulators, SIN ROM, a DAC, and a are smaller than the resolution of the 10-bit DAC. This requires
regulator. that the SIN ROM have two bits of phase resolution more than
NUMERICALLY CONTROLLED OSCILLATOR PLUS the 10-bit DAC.
PHASE MODULATOR The SIN ROM is enabled using the mode bit (D1) in the control
This consists of two frequency select registers, a phase accumulator, register (see Table 15).
two phase offset registers, and a phase offset adder. The main DIGITAL-TO-ANALOG CONVERTER (DAC)
component of the NCO is a 28-bit phase accumulator. Continuous The AD9833 includes a high impedance, current source 10-bit
time signals have a phase range of 0 to 2π. Outside this range of DAC. The DAC receives the digital words from the SIN ROM
numbers, the sinusoid functions repeat themselves in a periodic and converts them into the corresponding analog voltages.
manner. The digital implementation is no different. The
accumulator simply scales the range of phase numbers into a The DAC is configured for single-ended operation. An external
multibit digital word. The phase accumulator in the AD9833 is load resistor is not required because the device has a 200 Ω
implemented with 28 bits. Therefore, in the AD9833, 2π = 228. resistor on board. The DAC generates an output voltage of
Likewise, the ΔPhase term is scaled into this range of numbers: typically 0.6 V p-p.

0 < ΔPhase < 228 − 1 REGULATOR

With these substitutions, the previous equation becomes VDD provides the power supply required for the analog section
and the digital section of the AD9833. This supply can have a
f = ΔPhase × fMCLK∕228 value of 2.3 V to 5.5 V.
where 0 < ΔPhase < 228 − 1. The internal digital section of the AD9833 is operated at 2.5 V.
The input to the phase accumulator can be selected from either An on-board regulator steps down the voltage applied at VDD
the FREQ0 register or the FREQ1 register and is controlled by to 2.5 V. When the applied voltage at the VDD pin of the AD9833
the FSELECT bit. NCOs inherently generate continuous phase is less than or equal to 2.7 V, the CAP/2.5V and VDD pins
signals, thus avoiding any output discontinuity when switching should be tied together, thus bypassing the on-board regulator.
between frequencies.
Following the NCO, a phase offset can be added to perform
phase modulation using the 12-bit phase registers. The contents
of one of these phase registers are added to the most significant
bits of the NCO. The AD9833 has two phase registers; their
resolution is 2π/4096.

Rev. E | Page 12 of 24
Data Sheet AD9833

FUNCTIONAL DESCRIPTION
SERIAL INTERFACE To avoid spurious DAC outputs during AD9833 initialization,
The AD9833 has a standard 3-wire serial interface that is the reset bit should be set to 1 until the part is ready to begin
compatible with the SPI, QSPI™, MICROWIRE®, and DSP generating an output. A reset does not reset the phase, frequency,
interface standards. or control registers. These registers will contain invalid data and,
therefore, should be set to known values by the user. The reset
Data is loaded into the device as a 16-bit word under the bit should then be set to 0 to begin generating an output. The
control of a serial clock input, SCLK. The timing diagram for data appears on the DAC output seven or eight MCLK cycles
this operation is given in . after the reset bit is set to 0.
The FSYNC input is a level-triggered input that acts as a frame LATENCY PERIOD
synchronization and chip enable. Data can be transferred into the
device only when FSYNC is low. To start the serial data transfer, A latency period is associated with each asynchronous write
FSYNC should be taken low, observing the minimum FSYNC- operation in the AD9833. If a selected frequency or phase
to-SCLK falling edge setup time, t7. After FSYNC goes low, serial register is loaded with a new word, there is a delay of seven
data is shifted into the input shift register of the device on the or eight MCLK cycles before the analog output changes. The
falling edges of SCLK for 16 clock pulses. FSYNC may be taken delay can be seven or eight cycles, depending on the position
high after the 16th falling edge of SCLK, observing the minimum of the MCLK rising edge when the data is loaded into the
SCLK falling edge to FSYNC rising edge time, t8. Alternatively, destination register.
FSYNC can be kept low for a multiple of 16 SCLK pulses and CONTROL REGISTER
then brought high at the end of the data transfer. In this way, a The AD9833 contains a 16-bit control register that allows the
continuous stream of 16-bit words can be loaded while FSYNC user to configure the operation of the AD9833. All control bits
is held low; FSYNC goes high only after the 16th SCLK falling other than the mode bit are sampled on the internal falling edge
edge of the last word loaded. of MCLK.
The SCLK can be continuous, or it can idle high or low between Table 6 describes the individual bits of the control register.
write operations. In either case, it must be high when FSYNC The different functions and the various output options of
goes low (t11). the AD9833 are described in more detail in the Frequency and
For an example of how to program the AD9833, see the AN-1070 Phase Registers section.
Application Note on the Analog Devices, Inc., website. To inform the AD9833 that the contents of the control register
POWERING UP THE AD9833 will be altered, D15 and D14 must be set to 0, as shown in Table 5.
The flowchart in Figure 26 shows the operating routine for the Table 5. Control Register Bits
AD9833. When the AD9833 is powered up, the part should be D15 D14 D13 D0
reset. This resets the appropriate internal registers to 0 to provide
0 0 Control Bits
an analog output of midscale.

SLEEP12
SLEEP1
AD9833
SIN
ROM 0 (LOW POWER)
RESET PHASE 10-BIT DAC
MUX
ACCUMULATOR 1
(28-BIT)

MODE + OPBITEN
1 DIGITAL
MUX OUTPUT VOUT
DIVIDE 0 (ENABLE)
BY 2
DIV2
OPBITEN
02704-024

DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 B28 HLB FSELECT PSELECT 0 RESET SLEEP1 SLEEP12 OPBITEN 0 DIV2 0 MODE 0

Figure 24. Function of Control Bits

Rev. E | Page 13 of 24
AD9833 Data Sheet
Table 6. Description of Bits in the Control Register
Bit Name Function
D13 B28 Two write operations are required to load a complete word into either of the frequency registers. B28 = 1 allows a
complete word to be loaded into a frequency register in two consecutive writes. The first write contains the 14 LSBs of
the frequency word, and the next write contains the 14 MSBs. The first two bits of each 16-bit word define the
frequency register to which the word is loaded and should, therefore, be the same for both of the consecutive writes.
See Table 8 for the appropriate addresses. The write to the frequency register occurs after both words have been
loaded; therefore, the register never holds an intermediate value. An example of a complete 28-bit write is shown in
Table 9. When B28 = 0, the 28-bit frequency register operates as two 14-bit registers, one containing the 14 MSBs and
the other containing the 14 LSBs. This means that the 14 MSBs of the frequency word can be altered independent of
the 14 LSBs, and vice versa. To alter the 14 MSBs or the 14 LSBs, a single write is made to the appropriate frequency
address. The control bit D12 (HLB) informs the AD9833 whether the bits to be altered are the 14 MSBs or 14 LSBs.
D12 HLB This control bit allows the user to continuously load the MSBs or LSBs of a frequency register while ignoring the
remaining 14 bits. This is useful if the complete 28-bit resolution is not required. HLB is used in conjunction with D13
(B28). This control bit indicates whether the 14 bits being loaded are being transferred to the 14 MSBs or 14 LSBs of the
addressed frequency register. D13 (B28) must be set to 0 to be able to change the MSBs and LSBs of a frequency word
separately. When D13 (B28) = 1, this control bit is ignored. HLB = 1 allows a write to the 14 MSBs of the addressed
frequency register. HLB = 0 allows a write to the 14 LSBs of the addressed frequency register.
D11 FSELECT The FSELECT bit defines whether the FREQ0 register or the FREQ1 register is used in the phase accumulator.
D10 PSELECT The PSELECT bit defines whether the PHASE0 register or the PHASE1 register data is added to the output of the phase
accumulator.
D9 Reserved This bit should be set to 0.
D8 Reset Reset = 1 resets internal registers to 0, which corresponds to an analog output of midscale. Reset = 0 disables reset.
This function is explained further in Table 13.
D7 SLEEP1 When SLEEP1 = 1, the internal MCLK clock is disabled, and the DAC output remains at its present value because the
NCO is no longer accumulating. When SLEEP1 = 0, MCLK is enabled. This function is explained further in Table 14.
D6 SLEEP12 SLEEP12 = 1 powers down the on-chip DAC. This is useful when the AD9833 is used to output the MSB of the DAC data.
SLEEP12 = 0 implies that the DAC is active. This function is explained further in Table 14.
D5 OPBITEN The function of this bit, in association with D1 (mode), is to control what is output at the VOUT pin. This is explained
further in Table 15. When OPBITEN = 1, the output of the DAC is no longer available at the VOUT pin. Instead, the MSB
(or MSB/2) of the DAC data is connected to the VOUT pin. This is useful as a coarse clock source. The DIV2 bit controls
whether it is the MSB or MSB/2 that is output. When OPBITEN = 0, the DAC is connected to VOUT. The mode bit
determines whether it is a sinusoidal or a ramp output that is available.
D4 Reserved This bit must be set to 0.
D3 DIV2 DIV2 is used in association with D5 (OPBITEN). This is explained further in Table 15. When DIV2 = 1, the MSB of the DAC
data is passed directly to the VOUT pin. When DIV2 = 0, the MSB/2 of the DAC data is output at the VOUT pin.
D2 Reserved This bit must be set to 0.
D1 Mode This bit is used in association with OPBITEN (D5). The function of this bit is to control what is output at the VOUT pin
when the on-chip DAC is connected to VOUT. This bit should be set to 0 if the control bit OPBITEN = 1. This is explained
further in Table 15. When mode = 1, the SIN ROM is bypassed, resulting in a triangle output from the DAC. When mode = 0,
the SIN ROM is used to convert the phase information into amplitude information, which results in a sinusoidal signal
at the output.
D0 Reserved This bit must be set to 0.

Rev. E | Page 14 of 24
Data Sheet AD9833
FREQUENCY AND PHASE REGISTERS Table 9. Writing 0xFFFC000 to the FREQ0 Register
The AD9833 contains two frequency registers and two phase SDATA Input Result of Input Word
registers, which are described in Table 7. 0010 0000 0000 0000 Control word write
(D15, D14 = 00), B28 (D13) = 1,
Table 7. Frequency and Phase Registers HLB (D12) = X
Register Size Description 0100 0000 0000 0000 FREQ0 register write
(D15, D14 = 01), 14 LSBs = 0x0000
FREQ0 28 bits Frequency Register 0. When the FSELECT
bit = 0, this register defines the output 0111 1111 1111 1111 FREQ0 register write
frequency as a fraction of the MCLK (D15, D14 = 01), 14 MSBs = 0x3FFF
frequency. In some applications, the user does not need to alter all 28 bits
FREQ1 28 bits Frequency Register 1. When the FSELECT of the frequency register. With coarse tuning, only the 14 MSBs
bit = 1, this register defines the output are altered, while with fine tuning, only the 14 LSBs are altered.
frequency as a fraction of the MCLK
frequency. By setting the B28 (D13) control bit to 0, the 28-bit frequency
PHASE0 12 bits Phase Offset Register 0. When the PSELECT register operates as two, 14-bit registers, one containing the 14 MSBs
bit = 0, the contents of this register are and the other containing the 14 LSBs. This means that the 14 MSBs
added to the output of the phase of the frequency word can be altered independent of the 14 LSBs,
accumulator. and vice versa. Bit HLB (D12) in the control register identifies
PHASE1 12 bits Phase Offset Register 1. When the PSELECT which 14 bits are being altered. Examples of this are shown in
bit = 1, the contents of this register are Table 10 and Table 11.
added to the output of the phase
accumulator. Table 10. Writing 0x3FFF to the 14 LSBs of the FREQ1 Register
The analog output from the AD9833 is SDATA Input Result of Input Word
28
fMCLK/2 × FREQREG 0000 0000 0000 0000 Control word write (D15, D14 = 00),
B28 (D13) = 0; HLB (D12) = 0, that is, LSBs
where FREQREG is the value loaded into the selected frequency 1011 1111 1111 1111 FREQ1 REG write (D15, D14 = 10),
register. This signal is phase shifted by 14 LSBs = 0x3FFF
2π/4096 × PHASEREG
Table 11. Writing 0x00FF to the 14 MSBs of the FREQ0 Register
where PHASEREG is the value contained in the selected phase SDATA Input Result of Input Word
register. Consideration must be given to the relationship of the 0001 0000 0000 0000 Control word write (D15, D14 = 00),
selected output frequency and the reference clock frequency to B28 (D13) = 0, HLB (D12) = 1, that is, MSBs
avoid unwanted output anomalies. 0100 0000 1111 1111 FREQ0 REG write (D15, D14 = 01),
14 MSBs = 0x00FF
The flowchart in Figure 28 shows the routine for writing to the
frequency and phase registers of the AD9833. Writing to a Phase Register
Writing to a Frequency Register When writing to a phase register, Bit D15 and Bit D14 are set to 11.
When writing to a frequency register, Bit D15 and Bit D14 give Bit D13 identifies which phase register is being loaded.
the address of the frequency register.
Table 12. Phase Register Bits
Table 8. Frequency Register Bits D15 D14 D13 D12 D11 D0
D15 D14 D13 D0 1 1 0 X MSB 12 PHASE0 bits LSB
0 1 MSB 14 FREQ0 REG bits LSB 1 1 1 X MSB 12 PHASE1 bits LSB
1 0 MSB 14 FREQ1 REG bits LSB
If the user wants to change the entire contents of a frequency
register, two consecutive writes to the same address must be
performed because the frequency registers are 28 bits wide. The
first write contains the 14 LSBs, and the second write contains
the 14 MSBs. For this mode of operation, the B28 (D13) control
bit should be set to 1. An example of a 28-bit write is shown in
Table 9.

Rev. E | Page 15 of 24
AD9833 Data Sheet
RESET FUNCTION VOUT PIN
The reset function resets appropriate internal registers to 0 to The AD9833 offers a variety of outputs from the chip, all of which
provide an analog output of midscale. Reset does not reset the are available from the VOUT pin. The choice of outputs is the
phase, frequency, or control registers. When the AD9833 is MSB of the DAC data, a sinusoidal output, or a triangle output.
powered up, the part should be reset. To reset the AD9833, set The OPBITEN (D5) and mode (D1) bits in the control register
the reset bit to 1. To take the part out of reset, set the bit to 0. A are used to decide which output is available from the AD9833.
signal appears at the DAC to output eight MCLK cycles after
reset is set to 0. MSB of the DAC Data
The MSB of the DAC data can be output from the AD9833. By
Table 13. Applying the Reset Function setting the OPBITEN (D5) control bit to 1, the MSB of the DAC
Reset Bit Result data is available at the VOUT pin. This is useful as a coarse clock
0 No reset applied source. This square wave can also be divided by 2 before being
1 Internal registers reset output. The DIV2 (D3) bit in the control register controls the
SLEEP FUNCTION frequency of this output from the VOUT pin.
Sections of the AD9833 that are not in use can be powered Sinusoidal Output
down to minimize power consumption. This is done using the The SIN ROM is used to convert the phase information from
sleep function. The parts of the chip that can be powered down the frequency and phase registers into amplitude information
are the internal clock and the DAC. The bits required for the that results in a sinusoidal signal at the output. To have a sinusoidal
sleep function are outlined in Table 14. output from the VOUT pin, set the mode (D1) bit to 0 and the
OPBITEN (D5) bit to 0.
Table 14. Applying the Sleep Function
SLEEP1 Bit SLEEP12 Bit Result Triangle Output
0 0 No power-down The SIN ROM can be bypassed so that the truncated digital
0 1 DAC powered down output from the NCO is sent to the DAC. In this case, the
1 0 Internal clock disabled output is no longer sinusoidal. The DAC will produce a 10-bit
1 1 Both the DAC powered down linear triangular function. To have a triangle output from the
and the internal clock disabled VOUT pin, set the mode (D1) bit = 1.
DAC Powered Down Note that the SLEEP12 bit must be 0 (that is, the DAC is enabled)
This is useful when the AD9833 is used to output the MSB when using this pin.
of the DAC data only. In this case, the DAC is not required;
Table 15. Outputs from the VOUT Pin
therefore, it can be powered down to reduce power
OPBITEN Bit Mode Bit DIV2 Bit VOUT Pin
consumption.
0 0 X1 Sinusoid
Internal Clock Disabled 0 1 X1 Triangle
When the internal clock of the AD9833 is disabled, the DAC 1 0 0 DAC data MSB/2
output remains at its present value because the NCO is no 1 0 1 DAC data MSB
longer accumulating. New frequency, phase, and control words 1 1 X1 Reserved
can be written to the part when the SLEEP1 control bit is active. 1
X = don’t care.
The synchronizing clock is still active, which means that the
selected frequency and phase registers can also be changed
using the control bits. Setting the SLEEP1 bit to 0 enables the
MCLK. Any changes made to the registers while SLEEP1 is
active will be seen at the output after a latency period.

VOUT MAX
02704-025

VOUT MIN
2π 4π 6π

Figure 25. Triangle Output

Rev. E | Page 16 of 24
Data Sheet AD9833

APPLICATIONS INFORMATION
Because of the various output options available from the part, GROUNDING AND LAYOUT
the AD9833 can be configured to suit a wide variety of applications. The printed circuit board (PCB) that houses the AD9833 should be
One of the areas where the AD9833 is suitable is in modulation designed so that the analog and digital sections are separated
applications. The part can be used to perform simple modulation, and confined to certain areas of the board. This facilitates the
such as FSK. More complex modulation schemes, such as use of ground planes that can be separated easily. A minimum
GMSK and QPSK, can also be implemented using the AD9833. etch technique is generally best for ground planes because it gives
In an FSK application, the two frequency registers of the AD9833 the best shielding. Digital and analog ground planes should be
are loaded with different values. One frequency represents the joined in one place only. If the AD9833 is the only device requiring
space frequency, while the other represents the mark frequency. an AGND-to-DGND connection, then the ground planes should
Using the FSELECT bit in the control register of the AD9833, the be connected at the AGND and DGND pins of the AD9833. If
user can modulate the carrier frequency between the two values. the AD9833 is in a system where multiple devices require AGND-
to-DGND connections, the connection should be made at one
The AD9833 has two phase registers, which enables the part to point only, a star ground point that should be established as
perform PSK. With phase-shift keying, the carrier frequency is close as possible to the AD9833.
phase shifted, the phase being altered by an amount that is
related to the bit stream being input to the modulator. Avoid running digital lines under the device as these couple noise
onto the die. The analog ground plane should be allowed to run
The AD9833 is also suitable for signal generator applications. under the AD9833 to avoid noise coupling. The power supply
Because the MSB of the DAC data is available at the VOUT pin, lines to the AD9833 should use as large a track as possible to
the device can be used to generate a square wave. provide low impedance paths and reduce the effects of glitches
With its low current consumption, the part is suitable for on the power supply line. Fast switching signals, such as clocks,
applications in which it can be used as a local oscillator. should be shielded with digital ground to avoid radiating noise
to other sections of the board.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
reduces the effects of feedthrough through the board. A microstrip
technique is by far the best, but it is not always possible with a
double-sided board. In this technique, the component side of
the board is dedicated to ground planes, and signals are placed
on the other side.
Good decoupling is important. The AD9833 should have supply
bypassing of 0.1 μF ceramic capacitors in parallel with 10 μF
tantalum capacitors. To achieve the best performance from the
decoupling capacitors, they should be placed as close as possible
to the device, ideally right up against the device.

Rev. E | Page 17 of 24
AD9833 Data Sheet
DATA WRITE
(SEE FIGURE 28)

SELECT DATA
SOURCES

WAIT 7/8 MCLK INITIALIZATION

CYCLES (SEE FIGURE 27 BELOW)

DAC OUTPUT
VOUT = VREF × 18 × RLOAD / RSET × (1 + (SIN (2π (FREQREG × fMCLK × t/228 + PHASEREG / 212))))

YES YES
CHANGE PHASE? CHANGE
PSELECT?

NO NO

YES CHANGE YES CHANGE PHASE

CHANGE FREQUENCY?
FSELECT? REGISTER?

NO NO YES

YES CHANGE FREQUENCY CHANGE DAC OUTPUT

REGISTER? FROM SIN TO RAMP?
YES
NO

YES CHANGE OUTPUT TO

CONTROL REGISTER
WRITE A DIGITAL SIGNAL?

02704-026
(SEE TABLE 6)
NO

Figure 26. Flowchart for AD9833 Initialization and Operation

INITIALIZATION

APPLY RESET

(CONTROL REGISTER WRITE)

RESET = 1

WRITE TO FREQUENCY AND PHASE REGISTERS

FREQ0 REG = fOUT0/fMCLK × 228
FREQ1 REG = fOUT1/fMCLK × 228
PHASE0 AND PHASE1 REG = (PHASESHIFT × 212)/2π

(SEE FIGURE 28)

SET RESET = 0
SELECT FREQUENCY REGISTERS
SELECT PHASE REGISTERS

(CONTROL REGISTER WRITE)

RESET BIT = 0
02704-027

FSELECT = SELECTED FREQUENCY REGISTER

PSELECT = SELECTED PHASE REGISTER

Figure 27. Flowchart for Initialization

Rev. E | Page 18 of 24
Data Sheet AD9833

DATA WRITE

WRITE A FULL 28-BIT WORD NO WRITE 14MSBs OR LSBs NO WRITE TO PHASE

TO A FREQUENCY REGISTER? TO A FREQUENCY REGISTER? REGISTER?

YES YES YES

(CONTROL REGISTER WRITE) (CONTROL REGISTER WRITE)

B28 (D13) = 0
B28 (D13) = 1 HLB (D12) = 0/1
(16-BIT WRITE)
D15, D14 = 11
D13 = 0/1 (CHOOSE THE
WRITE TWO CONSECUTIVE WRITE A 16-BIT WORD PHASE REGISTER)
16-BIT WORDS D12 = X
(SEE TABLE 10 AND TABLE 11 D11 ... D0 = PHASE DATA
(SEE TABLE 9 FOR EXAMPLE) FOR EXAMPLES)

WRITE ANOTHER FULL WRITE 14MSBs OR LSBs WRITE TO ANOTHER

28-BIT WORD TO A TO A PHASE REGISTER? YES
FREQUENCY REGISTER? FREQUENCY REGISTER? YES
YES

02704-028
NO NO
NO

Figure 28. Flowchart for Data Writes

Rev. E | Page 19 of 24
AD9833 Data Sheet

INTERFACING TO MICROPROCESSORS
The AD9833 has a standard serial interface that allows the part to AD9833 TO 80C51/80L51 INTERFACE
interface directly with several microprocessors. The device uses Figure 30 shows the serial interface between the AD9833 and
an external serial clock to write the data or control information the 80C51/80L51 microcontroller. The microcontroller is oper-
into the device. The serial clock can have a frequency of 40 MHz ated in Mode 0 so that TxD of the 80C51/80L51 drives SCLK of
maximum. The serial clock can be continuous, or it can idle high the AD9833, and RxD drives the serial data line SDATA. The
or low between write operations. When data or control informa- FSYNC signal is derived from a bit programmable pin on the
tion is written to the AD9833, FSYNC is taken low and is held port (P3.3 is shown in Figure 30).
low until the 16 bits of data are written into the AD9833. The
FSYNC signal frames the 16 bits of information that are loaded When data is to be transmitted to the AD9833, P3.3 is taken low.
into the AD9833. The 80C51/80L51 transmits data in 8-bit bytes, thus only eight
falling SCLK edges occur in each cycle. To load the remaining
AD9833 TO 68HC11/68L11 INTERFACE eight bits to the AD9833, P3.3 is held low after the first eight
Figure 29 shows the serial interface between the AD9833 and bits are transmitted, and a second write operation is initiated
the 68HC11/68L11 microcontroller. The microcontroller is con- to transmit the second byte of data. P3.3 is taken high following
figured as the master by setting the MSTR bit in the SPCR to 1. the completion of the second write operation. SCLK should idle
This setting provides a serial clock on SCK; the MOSI output high between the two write operations.
drives the serial data line SDATA. Because the microcontroller The 80C51/80L51 outputs the serial data in a format that has the
does not have a dedicated frame sync pin, the FSYNC signal is LSB first. The AD9833 accepts the MSB first (the four MSBs are
derived from a port line (PC7). The setup conditions for correct the control information, the next four bits are the address, and
operation of the interface are as follows: the eight LSBs contain the data when writing to a destination
• SCK idles high between write operations (CPOL = 0) register). Therefore, the transmit routine of the 80C51/80L51
• Data is valid on the SCK falling edge (CPHA = 1) must take this into account and rearrange the bits so that the
MSB is output first.
When data is being transmitted to the AD9833, the FSYNC line
is taken low (PC7). Serial data from the 68HC11/68L11 is trans- 80C51/80L51
AD9833
mitted in 8-bit bytes with only eight falling clock edges occurring
in the transmit cycle. Data is transmitted MSB first. To load data P3.3 FSYNC

into the AD9833, PC7 is held low after the first eight bits are RxD SDATA

transferred, and a second serial write operation is performed to TxD SCLK

the AD9833. Only after the second eight bits are transferred

02704-031
should FSYNC be taken high again.
Figure 30. 80C51/80L51 to AD9833 Interface
68HC11/68L11
AD9833
AD9833 TO DSP56002 INTERFACE
PC7 FSYNC Figure 31 shows the interface between the AD9833 and the
MOSI SDATA DSP56002. The DSP56002 is configured for normal mode asyn-
SCK SCLK chronous operation with a gated internal clock (SYN = 0, GCK = 1,
SCKD = 1). The frame sync pin is generated internally (SC2 = 1),
02704-030

the transfers are 16 bits wide (WL1 = 1, WL0 = 0), and the frame
Figure 29. 68HC11/68L11 to AD9833 Interface sync signal frames the 16 bits (FSL = 0). The frame sync signal is
available on the SC2 pin, but it must be inverted before it is applied
to the AD9833. The interface to the DSP56000/DSP56001 is
similar to that of the DSP56002.
DSP56002
AD9833

SC2 FSYNC
STD SDATA

SCK SCLK
02704-032

Figure 31. DSP56002 to AD9833 Interface

Rev. E | Page 20 of 24
Data Sheet AD9833

EVALUATION BOARD
The AD9833 evaluation board allows designers to evaluate the More information about the evaluation software is available on
high performance AD9833 DDS modulator with a minimum the software CD and on the AD9833 product page.
of effort.
SYSTEM DEMONSTRATION PLATFORM
The system demonstration platform (SDP) is a hardware and
software evaluation tool for use in conjunction with product
evaluation boards. The SDP board is based on the Blackfin®
ADSP-BF527 processor with USB connectivity to the PC
through a USB 2.0 high speed port. For more information
about the SDP board, see the SDP board product page.
Note that the SDP board is sold separately from the AD9833
evaluation board.
AD9833 TO SPORT INTERFACE
The Analog Devices SDP board has a SPORT serial port that is
used to control the serial inputs to the AD9833. The connections
are shown in Figure 32.

02704-035
AD9833 Figure 33. AD9833 Evaluation Software Interface
FSYNC
SPORT_TFS
CRYSTAL OSCILLATOR VS. EXTERNAL CLOCK
SPORT_TSCLK SCLK

SPORT_DTO SDATA
The AD9833 can operate with master clocks up to 25 MHz.
A 25 MHz oscillator is included on the evaluation board. This
oscillator can be removed and, if required, an external CMOS
02704-034

ADSP-BF527 clock can be connected to the part. Options for the general
Figure 32. SDP to AD9833 Interface oscillator include the following:

EVALUATION KIT • AEL 301-Series oscillators, AEL Crystals

• SG-310SCN oscillators, Epson Electronics
The DDS evaluation kit includes a populated, tested AD9833
printed circuit board (PCB). The schematics of the evaluation POWER SUPPLY
board are shown in Figure 34 and Figure 35. Power to the AD9833 evaluation board can be provided from
The software provided in the evaluation kit allows the user to the USB connector or externally through pin connections. The
easily program the AD9833 (see Figure 33). The evaluation soft- power leads should be twisted to reduce ground loops.
ware runs on any IBM-compatible PC with Microsoft® Windows®
software installed (including Windows 7). The software is com-
patible with both 32-bit and 64-bit operating systems.

Rev. E | Page 21 of 24
AD9833 Data Sheet
EVALUATION BOARD SCHEMATICS

02704-036
Figure 34. Evaluation Board Schematic

02704-037

Figure 35. SDP Connector Schematic

Rev. E | Page 22 of 24
Data Sheet AD9833
EVALUATION BOARD LAYOUT

02704-040
02704-038

Figure 36. AD9833 Evaluation Board Component Side Figure 38. AD9833 Evaluation Board Solder Side
02704-039

Figure 37. AD9833 Evaluation Board Silkscreen

Rev. E | Page 23 of 24
AD9833 Data Sheet

OUTLINE DIMENSIONS
3.10
3.00
2.90

10 6 5.15
3.10 4.90
3.00 4.65
2.90 1
5

PIN 1
IDENTIFIER

0.50 BSC

0.95 15° MAX

0.85 1.10 MAX
0.75
0.70
0.15 6° 0.23
0.30 0.55
0.05 0° 0.13 0.40
COPLANARITY 0.15
0.10

091709-A
COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 39. 10-Lead Mini Small Outline Package [MSOP]

(RM-10)
Dimensions shown in millimeters

ORDERING GUIDE
Model1, 2, 3 Temperature Range Package Description Package Option Branding
AD9833BRM −40°C to +105°C 10-Lead MSOP RM-10 DJB
AD9833BRM-REEL −40°C to +105°C 10-Lead MSOP RM-10 DJB
AD9833BRM-REEL7 −40°C to +105°C 10-Lead MSOP RM-10 DJB
AD9833BRMZ −40°C to +105°C 10-Lead MSOP RM-10 D68
AD9833BRMZ-REEL −40°C to +105°C 10-Lead MSOP RM-10 D68
AD9833BRMZ-REEL7 −40°C to +105°C 10-Lead MSOP RM-10 D68
AD9833WBRMZ-REEL −40°C to +105°C 10-Lead MSOP RM-10 D68
EVAL-AD9833SDZ Evaluation Board
1
Z = RoHS Compliant Part.
2
W = Qualified for Automotive Applications.
3
The evaluation board for the AD9833 requires the system demonstration platform (SDP) board, which is sold separately.

AUTOMOTIVE PRODUCTS
The AD9833WBRMZ-REEL model is available with controlled manufacturing to support the quality and reliability requirements of
automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore,
designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for
use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and
to obtain the specific Automotive Reliability reports for these models.

©2003–2012 Analog Devices, Inc. All rights reserved. Trademarks and

registered trademarks are the property of their respective owners.
D02704-0-9/12(E)

Rev. E | Page 24 of 24