EE809: Analog Integrated Circuit Design: Week-4 4 - 8 Oct 2021
EE809: Analog Integrated Circuit Design: Week-4 4 - 8 Oct 2021
Week-4
th th
4 – 8 Oct 2021
𝑅𝐷
𝐴𝑣 = −
1 1
+
𝑔𝑚1 𝑔𝑚2
EE809 Fall 2021 Hammad M. Cheema Slide 6
RIMMS, NUST
Output resistance of degenerated CS stage
𝑅𝑜𝑢𝑡 ≅ 1 + 𝑔𝑚 + 𝑔𝑚𝑏 𝑅𝑆 𝑟0
1 1 1
𝑅𝑜𝑢𝑡 = = || λ=0
𝑔𝑚 + 𝑔𝑚𝑏 𝑔𝑚 𝑔𝑚𝑏
1 1
𝑅𝑜𝑢𝑡 = || ||𝑟01 λ≠0
𝑔𝑚 𝑔𝑚𝑏
EE809 Fall 2021 Hammad M. Cheema Slide 12
RIMMS, NUST
Common Gate amplifier
• Input → Source, Output →Drain, Gate → AC Ground
• Low input resistance
• Gain similar to CS amplifier
• Bias current of M1 flows through the input signal source
• Alternatively, M1 can be biased by a constant current source, with
the signal capacitively coupled to the circuit
𝑔𝑚 +𝑔𝑚𝑏 𝑟0 +1
𝐴𝑣 = 𝑅𝐷
𝑟0 +(𝑔𝑚 +𝑔𝑚𝑏 )𝑟0 𝑅𝑆 +𝑅𝑆 +𝑅𝐷
𝑅𝑜𝑢𝑡 ≅ 1 + 𝑔𝑚 + 𝑔𝑚𝑏 𝑅𝑆 𝑟0 || 𝑅𝐷
2
𝑔𝑚 𝑟0
𝐴𝑣 =
2