0% found this document useful (0 votes)
50 views7 pages

Exp 2B

This document describes an experiment to design and test a 4-bit parallel adder/subtractor circuit and a BCD adder circuit. It explains the theory behind 4-bit binary addition and subtraction, how to combine them into one adder/subtractor circuit. It also explains 4-bit BCD addition in terms of adding decimal digits and representing the sum in BCD format. The document includes logic diagrams for the circuits and observation tables to test and verify their functionality. The conclusion is that the experiment demonstrated how to implement 4-bit parallel addition/subtraction and BCD addition using digital logic circuits.

Uploaded by

Mousumi Dey
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
50 views7 pages

Exp 2B

This document describes an experiment to design and test a 4-bit parallel adder/subtractor circuit and a BCD adder circuit. It explains the theory behind 4-bit binary addition and subtraction, how to combine them into one adder/subtractor circuit. It also explains 4-bit BCD addition in terms of adding decimal digits and representing the sum in BCD format. The document includes logic diagrams for the circuits and observation tables to test and verify their functionality. The conclusion is that the experiment demonstrated how to implement 4-bit parallel addition/subtraction and BCD addition using digital logic circuits.

Uploaded by

Mousumi Dey
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 7

EXPERIMENT- 02-B

TITLE: Realization of 4 bit parallel adder/ subtractor and BCD adder circuit.

AIM:
To design 4 bit parallel adder/ subtractor and BCD adder circuit.

APPARATUS
Power Supply, Digital Trainer Kit., Connecting Leads, TTL IC’s (74LS83, 74LS86, 74LS08,
74LS32).

THEORY
4 BIT BINARY ADDER:
A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be
constructed with full adders connected in cascade, with the output carry from each full adder
connected to the input carry of next full adder in chain. The augends bits of ‘A’ and the addend bits
of ‘B’ are designated by subscript numbers from right to left, with subscript 0 denoting the least
significant bits. The carries are connected in chain through the full adder. The input carry to the
adder is C0 and it ripples through the full adder to the output carry C4.

4 BIT BINARY SUBTRACTOR:


The circuit for subtracting A-B consists of an adder with inverters, placed between each data input
‘B’ and the corresponding input of full adder. The input carry C0 must be equal to 1 when
performing subtraction.

4 BIT BINARY ADDER/SUBTRACTOR:


The addition and subtraction operation can be combined into one circuit with one common binary
adder. The mode input M controls the operation. When M=0, the circuit is adder circuit. When
M=1, it becomes subtractor.

4 BIT BCD ADDER:


Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a
previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19,
the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD
and should appear in the form listed in the columns.
A BCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits,
together with the input carry, are first added in the top 4 bit adder to produce the binary sum.
PINDIAGRAM OF 74LS83:

LOGIC DIAGRAM:

4-BIT BINARY ADDER


LOGIC DIAGRAM:
4-BIT BINARY SUBTRACTOR
LOGIC DIAGRAM:
4-BIT BINARY ADDER/SUBTRACTOR

OBSERVATION TABLE:

ADDER:

INPUT A INPUT B RESULT


A3 A2 A1 A0 B3 B2 B1 B0 COUT S3 S2 S1 S0

SUBTRACTOR:

INPUT A INPUT B RESULT


A3 A2 A1 A0 B3 B2 B1 B0 S3 S2 S1 S0
BCD ADDER
TRUTH TABLE:

K MAP:

Y = S4 (S3 + S2)
LOGIC DIAGRAM:

OBSERVATION TABLE:

INPUT A INPUT B RESULT


A3 A2 A1 A0 B3 B2 B1 B0 COUT S3 S2 S1 S0
PROCEEDURE:
1. Connections are given as per circuit diagram.

2. Logical inputs are given as per circuit diagram.

3. Observe the output and implement the observation table.

CONCLUSION:
By this experiment we came to know about 4 bit parallel adder/ subtractor circuit and BCD adder.
We came to know that the adder/subtractor is a combinational circuit. Also we came to know that,
addition and subtraction can be performed by using only one circuit.

Regarding BCD addition we came to know the procedure and circuit implementation of BCD
addition.

You might also like