Scribd
Upload
189 views8 pages

PDF 5 Instruction Cycle

The document discusses instruction cycles, machine cycles, and T-states in an 8085 microprocessor. An instruction cycle is the time required to complete execution of an instruction and can take 1-6 machine cycles. A machine cycle is the time required by the microprocessor to complete an operation, such as accessing memory or I/O, and takes 3-6 T-states. T-states are subdivisions of operations within a single clock period. The document also compares instruction cycles, machine cycles, and T-states, and discusses direct and memory-mapped I/O methods.

Uploaded by

Prince Vegeta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
189 views8 pages

PDF 5 Instruction Cycle

The document discusses instruction cycles, machine cycles, and T-states in an 8085 microprocessor. An instruction cycle is the time required to complete execution of an instruction and can take 1-6 machine cycles. A machine cycle is the time required by the microprocessor to complete an operation, such as accessing memory or I/O, and takes 3-6 T-states. T-states are subdivisions of operations within a single clock period. The document also compares instruction cycles, machine cycles, and T-states, and discusses direct and memory-mapped I/O methods.

Uploaded by

Prince Vegeta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 8

Instruction Cycle In 8085 Microprocessor

1] I nstruction Cycle is defined as time required to complete execution of an instruction.


2] 8085 instruction cycle consists of 1 to 6 Machine Cycles or 1 to 6 operations.
Figure
Machine Cycle
1] Machine Cycle is defined as time required by the microprocessor to complete operation of accessing
memory device or I/O device.
2] This cycle may consist 3 to 6 T-states.
3] The basic microprocessor operation such as reading a byte from I/O port or writing a byte to memory is
called as machine cycle.
Figure
T-States
1] T-States are defined as one subdivision of operation performed in one clock period.
2] These sub divisions are internal states synchronized with system clock & each T-
state is precisely equal
to one clock period.
Compare Instruction Cycle, Machine Cycle and T-States
1] Instruction Cycle: Time required to complete execution of an
instruction.
2] Machine Cycle: Time required by the microprocessor to complete an
operation.
3] T-States: One subdivision of operation performed in one clock
period.
O devices and their Interfacing
put / Output (I/O)
PU communicates with outside word through I/O device.
ere are 2 different methods by which MPU identifies and communicates With I/O
ces these methods are:
irect I/O (Peripheral)
Memory-Mapped I/O
methods differ in terms of the
. of address lines used in identifying an I/O device.
pe of control lines used to enable the device.
tructions used for data transfer.
Direct I/O (Peripheral):-
∙ This method uses two instructions (IN & OUT) for data transfer.
∙ MPU uses 8 address lines to send the address of I/O device (can identify 256 input
devices & 256 output devices).
∙ The (I/P & O/P devices) can be differentiated by control signals I/O Read (IOR) and I/O
Write (IOW).
∙ The steps in communicating with an I/O device are similar to those in communicating
with memory and can be summarized as follows:
1- The MPU places an 8-bit device address on address bus then decoded.
2- The MPU sends a control signal (IOR or IOW) to enable the I/O device.
3- Data are placed on the data bus for transfer.
Memory-Mapped I/O:-
1] The MPU uses 16 address lines to identify an I/O device.
2] This is similar to communicating with a memory location.
3] Use the same control signals (MEMR or MEMW) and instructions as those of
memory.
4] The MPU views these I/O devices as if they were memory locations.
5] There are no special I/O instructions.
6] It can identify 64k address shared between memory & I/O devices.

You might also like