SN 75 LBC 179

SN75LBC179, SN65LBC179, SN65LBC179Q
SLLS173G – JANUARY 1994 – REVISED OCTOBER 2022
Low-Power Differential Line Driver and Receiver Pairs

The SN65LBC179, SN65LBC179Q, and
1 Features SN75LBC179 combine a differential line driver and
• Designed for high-speed multipoint data differential line receiver and operate from a single
transmission over long cables 5-V supply. The driver differential outputs and the
• Operates with pulse widths as low as 30 ns receiver differential inputs are connected to separate
• Low supply current: 5 mA max terminals for full-duplex operation and are designed to
• Meets or exceeds the standard requirementsof present minimum loading to the bus when powered
ANSI RS-485 and ISO 8482:1987(E) off (VCC = 0). These parts feature a wide common-
• Common-mode voltage range of − 7 V to 12 V mode voltage range making them suitable for point-to-
• Positive-and negative-output current limiting point or multipoint data bus applications. The devices
• Driver thermal shutdown protection also provide positive and negative-current limiting
• Pin compatible with the SN75179B and thermal shutdown for protection from line fault
conditions. The line driver shuts down at a junction
2 Description temperature of approximately 172°C.
SN75LBC179 differential driver and receiver pairs are
SN75LBC179 are available in the 8-pin dual-in-line
monolithic integrated circuits designed for bidirectional
and small-outline packages. The SN75LBC179 is
data communication over long cables that take on
characterized for operation over the commercial
the characteristics of transmission lines. The devices
temperature range of 0°C to 70°C. The SN65LBC179
are balanced, or differential, voltage mode devices
is characterized over the industrial temperature
that meet or exceed the requirements of industry
range of −40°C to 85°C. The SN65LBC179Q
standards ANSIRS-485 and ISO 8482:1987(E).
is characterized over the extended industrial or
Both devices are designed using TI’s proprietary
automotive temperature range of −40°C to 125°C.
LinBiCMOS™ with the low power consumption of
CMOS and the precision and robustness of bipolar Package Information
transistors in the same circuit. PART NUMBER PACKAGE(1) BODY SIZE (NOM)
D (SOIC) 4.9 mm x 3.91 mm
SN75179B
P (PDIP) 9.81 mm x 6.35 mm
(1) For all available packages, see the orderable addendum at

the end of the data sheet.
A. This symbol is in accordance with ANSI/IEEE Std 91-1984 and

IEC Publication 617-12. Logic Diagram (Positive Logic)
Logic Symbol
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SLLS173G – JANUARY 1994 – REVISED OCTOBER 2022 www.ti.com
Table of Contents
1 Features............................................................................1 6 Parameter Measurement Information.......................... 10
2 Description.......................................................................1 7 Detailed Description......................................................12
3 Revision History.............................................................. 2 7.1 Functional Block Diagram......................................... 12
4 Pin Configuration and Functions...................................3 7.2 Device Functional Modes..........................................12
5 Specifications.................................................................. 4 7.3 Thermal Characteristics of IC Packages...................13
5.1 Absolute Maximum Ratings........................................ 4 8 Device and Documentation Support............................15
5.2 Recommended Operating Conditions.........................4 8.1 Device Support......................................................... 15
5.3 Thermal Information....................................................5 8.2 Documentation Support............................................ 15
5.4 Dissipation Rating Table............................................. 5 8.3 Receiving Notification of Documentation Updates....15
5.5 Electrical Characteristics - Driver................................6 8.4 Support Resources................................................... 15
5.6 Switching Characteristics - Driver............................... 6 8.5 Trademarks............................................................... 15
5.7 Electrical Characteristics - Receiver........................... 7 8.6 Electrostatic Discharge Caution................................15
5.8 Switching Characteristics - Receiver.......................... 7 8.7 Glossary....................................................................15
5.9 Typical Characteristics................................................ 8 9 Mechanical, Packaging, and Orderable Information.. 15
3 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (April 2006) to Revision G (October 2022) Page
• Changed the data sheet format to the latest data sheet format..........................................................................1
• Added the Thermal Information table................................................................................................................. 5
2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

www.ti.com SLLS173G – JANUARY 1994 – REVISED OCTOBER 2022
4 Pin Configuration and Functions
Figure 4-1. D or P Package (Top View)
Table 4-1. Pin Functions

PIN
TYPE(1) DESCRIPTION
NAME NO.
1 VCC P 5 V Voltage Supply
2 R O RS485 Logic Output
3 D I RS485 Logic Input
4 GND G Ground
5 Y O Non-Inverting RS485 Bus Output
6 Z O Inverted RS485 Bus Output
7 B I Inverted RS485 Bus Input
8 A I Non-Inverting RS485 Bus Input
(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.
Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 3

5 Specifications
5.1 Absolute Maximum Ratings
See note (1)
MIN MAX UNIT
VCC Supply voltage range -0.3 7 V
Voltage range at A, B, Y, or Z(2) -10 15 V
Voltage range at D or R(2) -0.3 VCC + 0.5 V
IO Receiver output current ±10 mA
Continuous total power dissipation(3) Internally limited
Average power dissipation
P(AVG) RL = 54 Ω, input to D is 10 Mbps 50% duty cycle square wave, 330 mW
VCC = 5.25 V, TJ = 130°C
TSD Thermal shutdown junction temperature 165 °C
Total power dissipation See Section 5.4
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.
(3) The maximum operating junction temperature is internally limited. Uses the dissipation rating table to operate below this temperature.
5.2 Recommended Operating Conditions

MIN NOM MAX UNIT
VCC Supply voltage 4.75 5 5.25 V
VIH High-level input voltage D 2 V
VIL Low-level input voltage D 0.8 V
VID Differential input voltage −6(1) 6 V
Voltage at any bus terminal
VO, VI, or VIC A, B, Y, or Z −7 12 V
(separately or common-mode)
Y or Z −60
IOH High-level output current mA
R −8
Y or Z 60
IOL Low-level output current mA
R 8
TJ Junction temperature 140 °C
SN65LBC179 −40 85
TA Operating free-air temperature SN65LBC179Q −40 125 °C
SN75LBC179 0 70
(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for
differential input voltage, voltage at any bus terminal (separately or common mode), operating temperature, input threshold voltage,
and common-mode output voltage.

5.3 Thermal Information

D (SOIC) P (PDIP)
THERMAL METRIC(1) UNIT
8 Pins 8 Pins
R θJA Junction-to-ambient thermal resistance 116.7 65.6.4 °C/W
R θJC(top) Junction-to-case (top) thermal resistance 63.4 54.6 °C/W
R θJB Junction-to-board thermal resistance 56.3 42.1 °C/W
ψ JT Junction-to-top characterization parameter 8.8 22.9 °C/W
ψ JB Junction-to-board characterization parameter 62.6 41.6 °C/W
R θJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a °C/W
(1) See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this
parameter.
5.4 Dissipation Rating Table

THERMAL TA < 25°C DERATING FACTOR TA = 70°C TA = 85°C
PACKAGE
MODEL POWER RATING ABOVE TA = 25°C POWER RATING POWER RATING
526 mW 5.0 mW/°C 301 mW 226 mW
D Low K(1)
882 mW 8.4 mW/°C 504 mW 378 mW
P High K(2) 840 mW 8.0 mW/°C 480 mW 360 mW
(1) In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51−3.
(2) In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51−7.

5.5 Electrical Characteristics - Driver

over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT
VIK Input clamp voltage II= − 18 mA −1.5 V
SN65LBC179,
RL = 54 Ω 1.1 2.2 5
SN65LBC179Q
See Figure 6-1
SN75LBC179 1.5 2.2 5
|VOD| Differential output voltage(2) V
SN65LBC179,
RL = 60 Ω 1.1 2.2 5
SN65LBC179Q
See Figure 6-2
SN75LBC179 1.5 2.2 5
Change in magnitude of differential
Δ|VOD| See Figure 6-1 and Figure 6-2 ±0.2 V
output voltage(3)
VOC Common-mode output voltage 1 2.5 3 V
Change in magnitude of common- RL = 54 Ω See Figure 6-1
Δ|VOC| ±0.2 V
mode output voltage(3)
IO Output current with power off VCC = 0, VO = − 7 V to 12 V ±100 μA
IIH High-level input current VI = 2.4 V −100 μA
IIL Low-level input current VI = 0.4 V −100 μA
IOS Short-circuit output current −7 V ≤ VO ≤ 12 V ±250 mA
SN65LBC179,
4.2 5 mA
ICC Supply current No load SN75LBC179
SN65LBC179Q 4.2 7 mA
(1) All typical values are at VCC = 5 V and TA = 25°C.

(2) The minimum VOD specification of the SN65179 may not fully comply with ANSI RS-485 at operating temperatures below 0°C. System
designers should take the possibly lower output signal into account in determining the maximum signal transmission distance.
(3) Δ|VOD| and Δ|VOC| are the changes in the steady-state magnitude of VOD and VOC, respectively, that occur when the input is changed
from a high level to a low level.
5.6 Switching Characteristics - Driver

VCC = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN MAX UNIT
td(OD) Differential-output delay time 7 18 ns
RL = 54 Ω See Figure 6-3
tt(OD) Differential transition time 5 20 ns

5.7 Electrical Characteristics - Receiver

over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIT+ Positive-going input threshold voltage IO = − 8 mA 0.2 V
VIT− Negative-going input threshold voltage IO = 8 mA −0.2 V
Vhys Hysteresis voltage (VIT+ − VIT−) 45 mV
VOH High-level output voltage VID = 200 mV, IOH = − 8 mA 3.5 4.5 V
VOL Low-level output voltage VID = − 200 mV, IOL = 8 mA 0.3 0.5 V
VI = 12 V, SN65LBC179,
0.7 1 mA
Other inputs at 0 V, SN75LBC179
VCC = 5 V SN65LBC179Q 0.7 1.2 mA

VI = 12 V, SN65LBC179,
0.8 1 mA
VCC = 0 V SN65LBC179Q 0.8 1.2 mA

II Bus input current
VI = − 7 V, SN65LBC179,
−0.5 −0.8 mA
VCC = 5 V SN65LBC179Q −0.5 −1.0 mA

VI = − 7 V, SN65LBC179,
−0.5 −0.8 mA
VCC = 0 V SN65LBC179Q −0.5 −1.0 mA
5.8 Switching Characteristics - Receiver

VCC = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Propagation delay time, high- to low-level
tPHL 15 30 ns
output
VID = −1.5 V to 1.5 V, See Figure 6-4
Propagation delay time, low- to high-level
tPLH 15 30 ns
output
tsk(p) Pulse skew (|tPHL − tPLH| ) 3 6 ns
See Figure 6-4
tt Transition time 3 5 ns

5.9 Typical Characteristics
Figure 5-1. Driver High-Level Output Voltage vs High-Level Figure 5-2. Driver Low-Level Output Voltage vs Low-Level
Output Current Output Current
Figure 5-3. Driver Differential Output Voltage vs Output Current Figure 5-4. Driver Differential Output Voltage vs Free-Air
Temperature
Figure 5-5. Driver Differential Delay Time vs Free-Air Figure 5-6. Receiver High-Level Output Voltage vs High-Level
Temperature Output Current

5.9 Typical Characteristics (continued)
Figure 5-7. Receiver Low-Level Output Voltage vs Low-Level Figure 5-8. Receiver Output Voltage vs Differential Input Voltage
Output Current
Figure 5-9. Average Supply Current vs Frequency Figure 5-10. Receiver Input Current vs Input Voltage
(Complementary Input at 0 V)
Figure 5-11. Receiver Propagation Delay Time vs Free-Air Temperature

6 Parameter Measurement Information
Figure 6-1. Differential and Common-Mode Output Voltage Test Circuit
Figure 6-2. Differential Output Voltage Test Circuit
A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf≤ 6 ns, ZO = 50
Ω.
B. CL includes probe and jig capacitance.
Figure 6-3. Driver Test Circuits and Differential Output Delay and Transition Time Voltage Waveforms

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf≤ 6 ns, ZO = 50
Ω.
B. CL includes probe and jig capacitance.
Figure 6-4. Receiver Test Circuit and Propagation Delay and Transition Time Voltage Waveforms

7 Detailed Description
7.1 Functional Block Diagram
Figure 7-1. Schematics of Inputs and Outputs
7.2 Device Functional Modes
Function Tables
Table 7-1. Driver(1)
INPUT OUTPUTS
D Y Z
H H L
L L H
(1) H = high level, L = low level, ? = indeterminate

Table 7-2. Receiver(1)

DIFFERENTIAL INPUTS OUTPUT
A−B R
VID ≥ 0.2 V H
−0.2 V < VID < 0.2 V ?
VID ≤ − 0.2 V L
Open circuit H
(1) H = high level, L = low level, ? = indeterminate
7.3 Thermal Characteristics of IC Packages

θJA (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient
temperature divided by the operating power.
θJA is not a constant and is a strong function of:
• the PCB design (50% variation
• altitude (20% variation)
• device power (5% variation
θJA can be used to compare the thermal performance of packages if the specific test conditions are defined and
used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations,
and the thermal characteristics of holding fixtures. θJA is often misused when it is used to calculate junction
temperatures for other installations.
TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition
thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board
gives best case in−use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm
long with 2-oz thick copper. A 4% to 50% difference in θJA can be measured between these two test cards.
θJC (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by
the operating power. It is measured by putting the mounted package up against a copper block cold plate to
force heat to flow from die, through the mold compound into the copper block.
θJC is a useful thermal characteristic when a heatsink is applied to package. It is not a useful characteristic
to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a
non-standard system and junction temperatures are backed out. It can be used with θjb in 1-dimensional thermal
simulation of a package system.
θJB (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the
PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold−plate
structure. θjb is only defined for the high-k test card.
θJB provide an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal
resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of
package system (see Figure 7-2).

Figure 7-2. Thermal Resistance

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device,
generate code, and develop solutions are listed below.
8.1 Device Support
8.2 Documentation Support
8.2.1 Related Documentation
8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
8.4 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
8.5 Trademarks
LinBiCMOS™ is a trademark of LinBiCMOS.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
8.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
8.7 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM
www.ti.com 18-Nov-2022
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
SN65LBC179D LIFEBUY SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 6LB179
SN65LBC179DR ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 6LB179 Samples
SN65LBC179DRG4 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 6LB179 Samples
SN65LBC179P ACTIVE PDIP P 8 50 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 65LBC179 Samples
SN65LBC179QD ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LB179Q Samples
SN65LBC179QDG4 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LB179Q Samples
SN65LBC179QDR ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LB179Q Samples
SN65LBC179QDRG4 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LB179Q Samples
SN75LBC179D LIFEBUY SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 7LB179

SN75LBC179DR LIFEBUY SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 7LB179
SN75LBC179DRG4 LIFEBUY SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 7LB179
SN75LBC179P ACTIVE PDIP P 8 50 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 75LBC179 Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 18-Nov-2022
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 12-Oct-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS TAPE DIMENSIONS

K0 P1
B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers
Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2 Q1 Q2
Q3 Q4 Q3 Q4 User Direction of Feed
Pocket Quadrants
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN65LBC179DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
SN65LBC179QDR SOIC D 8 2500 330.0 12.5 6.4 5.2 2.1 8.0 12.0 Q1
SN75LBC179DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
Pack Materials-Page 1
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN65LBC179DR SOIC D 8 2500 340.5 336.1 25.0
SN65LBC179QDR SOIC D 8 2500 340.5 336.1 25.0
SN75LBC179DR SOIC D 8 2500 340.5 336.1 25.0
TUBE
T - Tube
height L - Tube length
W - Tube
width
B - Alignment groove width

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
SN65LBC179D D SOIC 8 75 507 8 3940 4.32
SN65LBC179P P PDIP 8 50 506 13.97 11230 4.32
SN65LBC179QD D SOIC 8 75 507 8 3940 4.32
SN65LBC179QDG4 D SOIC 8 75 507 8 3940 4.32
SN75LBC179D D SOIC 8 75 507 8 3940 4.32
SN75LBC179P P PDIP 8 50 506 13.97 11230 4.32
PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1
.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]
4X (0 -15 )
4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK
EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND
NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55] SYMM
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

SN 75 LBC 179

Uploaded by

Copyright:

Available Formats

SN 75 LBC 179

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

SN 75 LBC 179

Uploaded by

Copyright:

Available Formats

SN75LBC179, SN65LBC179, SN65LBC179Q

SLLS173G – JANUARY 1994 – REVISED OCTOBER 2022

Low-Power Differential Line Driver and Receiver Pairs

(1) For all available packages, see the orderable addendum at

A. This symbol is in accordance with ANSI/IEEE Std 91-1984 and

2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

4 Pin Configuration and Functions

Figure 4-1. D or P Package (Top View)

Table 4-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 3

5.2 Recommended Operating Conditions

4 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

5.3 Thermal Information

5.4 Dissipation Rating Table

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 5

5.5 Electrical Characteristics - Driver

(1) All typical values are at VCC = 5 V and TA = 25°C.

5.6 Switching Characteristics - Driver

6 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

5.7 Electrical Characteristics - Receiver

VCC = 5 V SN65LBC179Q 0.7 1.2 mA

VCC = 0 V SN65LBC179Q 0.8 1.2 mA

VCC = 5 V SN65LBC179Q −0.5 −1.0 mA

VCC = 0 V SN65LBC179Q −0.5 −1.0 mA

5.8 Switching Characteristics - Receiver

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 7

5.9 Typical Characteristics

8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

5.9 Typical Characteristics (continued)

Figure 5-11. Receiver Propagation Delay Time vs Free-Air Temperature

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 9

6 Parameter Measurement Information

Figure 6-1. Differential and Common-Mode Output Voltage Test Circuit

Figure 6-2. Differential Output Voltage Test Circuit

10 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 11

Figure 7-1. Schematics of Inputs and Outputs

7.2 Device Functional Modes

(1) H = high level, L = low level, ? = indeterminate

12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

Table 7-2. Receiver(1)

(1) H = high level, L = low level, ? = indeterminate

7.3 Thermal Characteristics of IC Packages

Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 13

Figure 7-2. Thermal Resistance

14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: SN75LBC179 SN65LBC179 SN65LBC179Q

8 Device and Documentation Support

8.2 Documentation Support

8.2.1 Related Documentation

8.3 Receiving Notification of Documentation Updates

9 Mechanical, Packaging, and Orderable Information