TEE - QP - B11 - B12 - B13 - B14 - B15 - B17 - ECE4010 - Embedded System

Download as pdf or txt
Download as pdf or txt
You are on page 1of 2

Reg. No.

:
Name :

TERM END EXAMINATIONS (TEE) – March 2023


Programme : B.Tech. Semester : Winter Inter I 2022-23
B11+B12+B13+B14+B
Course Title : Embedded System / ECE4010 Slot :
15+B17
Time : 1½ hours Max. Marks : 50

Answer ALL the Questions

Q. No. Question Description Marks

PART - A ( 30 Marks)
1 (a) Illustrate how to choose the right processor for an embedded system application. Support 10
your answer with a suitable example.
OR
(b) Illustrate the software which provides low-level control for the device's specific hardware 10
and also explain software which helps to communicate and manage data of distributed
systems.

2 (a) (i) Design Finite State Machine Model for Automatic Seat Belt Warning System. [4+6]
(ii) Represent data flow graph model for the equations follows:
w = a + b;
x1 = a – c;
y = x1+ d;
x2 = a + c;
z= y + e
OR
(b) Design a finite-state machine model the operation of an automated teller machine 10
(ATM).
Define all the possible different states and events that drive the transition of the states
while drawing the FSM transition diagram for the ATM operation.

3 (a) Draw Gantt chart and calculate the average waiting time and average turnaround time 10
using Round Robin scheduling with quantum time =5 milliseconds for the process details
as follows:
Process Burst time
P1 10
P2 1
P3 2
P4 12
OR

Page 1 of 2
(b) (i) Illustrate why Petri-Net models are useful in embedded system design. [3+7]
(ii) For the following Petri-Net model, the initial scenario with given number of
tokens at place/nodes are as follows:
𝑋0 = {2, 0, 0, 1} for respective nodes at P1, P2, P3 and P4. Find out the final
scenario after firing of each transition 𝑡1, 𝑡2 and 𝑡3.

Figure 1: Initial Firing at each node.

PART - B (20 Marks)


4 Write an 8051 C program to toggle bits of P1 ports continuously with a 250ms. Crystal 10
Frequency = 14Mhz, 8051 – 1 Machine cycle = 12 clock cycles.

5 Assuming a single core controller for embedded system, with three Tasks (processes): 10
Task A, Task B and Task C, where Task B and Task-C are at same priority, but at higher
priority than Task A. Draw and explain the Task scheduling timing diagram (for Free-
RTOS) with all the possible scenario to handle hardware interrupts.



Page 2 of 2

You might also like