Uccx808-X Low Power Current Mode Push-Pull PWM: 1 Features 3 Description
Uccx808-X Low Power Current Mode Push-Pull PWM: 1 Features 3 Description
Uccx808-X Low Power Current Mode Push-Pull PWM: 1 Features 3 Description
Simplified Schematic
ER28 32CTQ030 VO
8:2
5 V 50 W
+
NP2 NS1 EF25 7µH 680 µF 0.01 µF
–
+ LOOP B
VIN 4700 µF 0.47 µF BYV BYV NP1 NS2
36 V TO 72 V 28–200 62 Ω 62 Ω 28–200 200 Ω
1000 pF 1000 pF LOOP A
– 51 kΩ COMP
1/4 W
19.1 kΩ
IRF640 12 4700 pF 20 kΩ
IRF640
10 Ω 470 pF
2.2 Ω DF02SGICT
2.2 Ω 1 mH
3
1 TL431
0.1 µF
2
10 µF 0.1 µF 19.1 kΩ
2 kΩ 0.2 Ω 20 kΩ
VDD OUTA OUTB GND
330 pF 8 7 6 5 PRIMARY
GROUND
UCC3808D-1
1 2 3 4 240 Ω
COMP FB CS RC RC
4.99 kΩ
CURRENT
2.80 kΩ 86.6 kΩ SENSE
4.99 kΩ H11A1
2N2907 4 U3 3
20 kΩ
5 2
330 pF 0.1 µF 6 1
432 Ω
0.01 µF
1 kV
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
UCC2808-1, UCC2808-2, UCC3808-1, UCC3808-2
SLUS168E – APR 1999 – REVISED AUGUST 2015 www.ti.com
Table of Contents
1 Features .................................................................. 1 8 Application and Implementation ........................ 10
2 Applications ........................................................... 1 8.1 Application Information............................................ 10
3 Description ............................................................. 1 8.2 Typical Application ................................................. 10
4 Revision History..................................................... 2 9 Power Supply Recommendations...................... 11
5 Pin Configuration and Functions ......................... 3 10 Layout................................................................... 12
6 Specifications......................................................... 4 10.1 Layout Guidelines ................................................. 12
6.1 Absolute Maximum Ratings ...................................... 4 10.2 Layout Example .................................................... 12
6.2 ESD Ratings.............................................................. 4 11 Device and Documentation Support ................. 13
6.3 Recommended Operating Conditions....................... 4 11.1 Related Links ........................................................ 13
6.4 Electrical Characteristics........................................... 4 11.2 Documentation Support ....................................... 13
6.5 Typical Characteristics .............................................. 6 11.3 Community Resources.......................................... 13
7 Detailed Description .............................................. 7 11.4 Trademarks ........................................................... 13
7.1 Overview ................................................................... 7 11.5 Electrostatic Discharge Caution ............................ 13
7.2 Functional Block Diagram ......................................... 7 11.6 Glossary ................................................................ 13
7.3 Feature Description................................................... 8 12 Mechanical, Packaging, and Orderable
7.4 Device Functional Modes.......................................... 9 Information ........................................................... 13
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
D Package
8-Pin SOIC
Top View
COMP 1 8 VDD
FB 2 7 OUTA
CS 3 6 OUTB
RC 4 5 GND
P Package
8-Pin PDIP
Top View
OUTA 1 8 OUTB
VDD 2 7 GND
COMP 3 6 RC
FB 4 5 CS
Pin Functions
PIN
I/O DESCRIPTION
NAME NO.
COMP 1 I/O Output of the error amplifier and the input of the PWM comparator.
CS 3 I Input to the PWM, peak current, and overcurrent comparators.
FB 2 I Inverting input to the error amplifier.
GND 5 — Reference ground and power ground for all functions.
OUTA 7 O Alternating high current output stage.
OUTB 6 O Alternating high current output stage.
RC 4 I Oscillator programming pin.
VDD 8 — Power input connection for this device.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Supply voltage (IDD ≤ 10 mA) 15 V
Supply current 20 mA
OUTA/OUTB source current (peak) (2) –0.5 A
OUTA/OUTB sink current (peak) (2) 1.0 A
Analog inputs (FB, CS) – 0.3 V to VDD+0.3 V 6 V
Power dissipation at TA = 25 ° C (N Package) 1 W
Power dissipation at T A = 25 ° C (D Package) 650 mW
Power dissipation at T A = 25 ° C (PW Package) 400 mW
TJ Junction temperature –55 150 °C
Lead temperature (soldering, 10 sec.) 300 °C
Tstg Storage temperature –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Power Supply Control Data Book
(SLUD003) for thermal limitations and considerations of packages.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
1000 14
VDD = 10 V, T = 25°C
12
CT=330pF
CT=100pF
10 IDD With 1 nF
Frequency – kHz
100 Load
IDD – mA
CT=220pF 8
10
CT=1000pF
4
CT=820pF IDD Without
CT=560pF Load
2
0 0
0 50 100 150 200 250 0 200 400 600 800 1000 1200
1.0
COMP – CS Offset – V
0.8
0.6
0.4
0.2
0
–55 –35 –15 5 25 45 65 85 105 125
Temperature – °C
7 Detailed Description
7.1 Overview
The UCCx808-x device is a highly-integrated, low power current mode push-pull PWM controller. The controller
employs low starting current, and employs an internal control algorithm that offers accurate static output voltage
regulation against line and load. The UCCx808-x family offers a variety of package temperature range options,
and choice of undervoltage lockout levels. The family has UVLO thresholds and hysteresis options for offline and
battery-powered system.
FB COMP CS
2 1 3
8 VDD
OVERCURRENT 22 k Ω PEAK CURRENT
COMPARATOR 14 V
COMPARATOR
0.75 V
2.0 V 0.5 V
2.2 V
7 OUTA
VDD OK OSCILLATOR
S
Q
PWM
R LATCH
1.2R Q
S
VDD–1 V S T
Q
Q Q
R
R PWM
COMPARATOR
0.5 V VDD
R
SOFT START 6 OUTB
VOLTAGE
REFERENCE
SLOPE = 1 V/ms
5 GND
4
RC
The oscillator generates a sawtooth waveform on RC. During the RC rise time, the output stages alternate on time,
but both stages are off during the RC fall time. The output stages switch at ½ the oscillator frequency, with
guaranteed duty cycle of <50% for both outputs.
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10 Ω 470 pF
2.2 Ω DF02SGICT
2.2 Ω 1 mH
3
1 TL431
0.1 µF
2
10 µF 0.1 µF 19.1 kΩ
2 kΩ 0.2 Ω 20 kΩ
VDD OUTA OUTB GND
330 pF 8 7 6 5 PRIMARY
GROUND
UCC3808D-1
1 2 3 4 240 Ω
COMP FB CS RC RC
4.99 kΩ
CURRENT
2.80 kΩ 86.6 kΩ SENSE
4.99 kΩ H11A1
2N2907 4 U3 3
20 kΩ
5 2
330 pF 0.1 µF 6 1
432 Ω
0.01 µF
1 kV
90 180 120
80 160 CT=1000pF
100
70 140 CT=820pF
Phase Margin - Degrees
80
60 120
Dead Time – ns
CT=560pF
Phase
Gain dB
50 100
60
40 80
30 60 40 CT=330pF
CT=220pF
CT=100pF
20 40
20
10 Gain 20
0 0 0
1 100 10000 1000000 0 20 40 60 80 100
Frequency – Hz RT – Timing Resistor – kΩ
Figure 7. Error Amplifier Gain and Phase Response vs Figure 8. Dead Time vs Timing Resistor
Frequency
10 Layout
1 COMP VDD 8
2 FB OUTA 7
3 CS OUTB 6
4 RC GND 5
11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 14-Oct-2022
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
UCC2808D-1 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-1 Samples
UCC2808D-1G4 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-1 Samples
UCC2808D-2 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-2 Samples
UCC2808D-2G4 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-2 Samples
UCC2808DTR-1 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-1 Samples
UCC2808DTR-2 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-2 Samples
UCC2808DTR-2G4 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2808-2 Samples
UCC3808D-1 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 3808-1 Samples
UCC3808D-2 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 3808-2 Samples
UCC3808DTR-1 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 (3808-1, UCC3808) Samples
D-1
UCC3808DTR-2 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 3808-2 Samples
UCC3808DTR-2G4 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 3808-2 Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 14-Oct-2022
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Sep-2022
B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers
Sprocket Holes
Q1 Q2 Q1 Q2
Pocket Quadrants
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Sep-2022
Width (mm)
H
W
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Sep-2022
TUBE
T - Tube
height L - Tube length
W - Tube
width
Pack Materials-Page 3
PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1
.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]
4X (0 -15 )
4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND
4214825/C 02/2019
NOTES: (continued)
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55] SYMM
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated