Pmic
Pmic
80-NT391-1 Rev. H
May 27, 2016
NO PUBLIC DISCLOSURE PERMITTED: Please report postings of this document on public servers or websites to:
[email protected].
Restricted Distribution: Not to be distributed to anyone who is not an employee of either Qualcomm Technologies, Inc. or its affiliated
companies without the express approval of Qualcomm Configuration Management.
Not to be used, copied, reproduced, or modified in whole or in part, nor its contents revealed in any manner to others without the express
written permission of Qualcomm Technologies, Inc.
Qualcomm Quick Charge is a product of Qualcomm Technologies, Inc. TurboCharge is a product of Qualcomm Technologies, Inc. Qualcomm
WiPower wireless charging technology is licensed by Qualcomm Incorporated. Other Qualcomm products referenced herein are products of
Qualcomm Technologies, Inc. or its subsidiaries.
Qualcomm and WiPower are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Quick Charge is a
trademark of Qualcomm Incorporated. TurboCharge is a trademark of Summit Microelectronics, Inc. Other product and brand names may be
trademarks or registered trademarks of their respective owners.
This technical data may be subject to U.S. and international export, re-export, or transfer (“export”) laws. Diversion contrary to U.S. and
international law is strictly prohibited.
1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
1.1 Documentation overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
1.2 PMI8952 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
1.3 PMI8952 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
1.4 Terms and acronyms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
1.5 Special marks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2 Pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.1 I/O parameter definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.2 Pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.2 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
3.3 DC power consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.4 Digital logic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3.5 Input power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.5.1 Battery charger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.5.2 Fuel gauge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
3.6 General housekeeping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.6.1 Analog multiplexer and scaling circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.6.2 HKADC circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.6.3 Reference circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.6.4 Internal voltage-regulator connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.6.5 Over-temperature protection (smart thermal control) . . . . . . . . . . . . . . . . . . . . 50
3.7 User interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.7.1 Haptics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
3.7.2 Display ± bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
3.7.3 Flash drivers (including torch mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.7.4 White LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
3.7.5 Other current sinks and current drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
3.8 IC-level interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
3.8.1 Poweron circuits and power sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
3.8.2 SPMI and the interrupt managers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
4 Mechanical information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.1 Device physical dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.2 Part marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.2.1 Specification compliant devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.3 Device ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
4.3.1 Specification compliant devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
4.4 Device moisture-sensitivity level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
4.5 Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
7 Part reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
7.1 Reliability qualifications summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
7.2 Qualification sample descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Figures
Figure 1-1 High-level PMI8952 functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 2-1 PMI8952 pin assignments (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 3-1 Input power management functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 3-2 USB_IN charging efficiency plot, measured on PMI8952 v2.0 . . . . . . . . . . . . . . . . 39
Figure 3-3 USB_IN charging power dissipation plot, measured on PMI8952 v2.0 . . . . . . . . . . 39
Figure 3-4 Typical SOC accuracy (charging) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Figure 3-5 Typical SOC accuracy (discharging) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Figure 3-6 General housekeeping functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 3-7 Multiplexer offset and gain errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Figure 3-8 Analog multiplexer load condition for settling time specification . . . . . . . . . . . . . . 48
Figure 3-9 User interfaces functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 3-10 WLED efficiency plot with various WLED string configurations, measured on
PMI8952 v1.0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 3-11 IC-level interfaces functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Figure 4-1 5.11 × 4.77 × 0.55 mm outline drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 4-2 PMI8952 device marking (top view, not to scale) . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 4-3 Device identification code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 5-1 Carrier tape drawing with part orientation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 5-2 Tape handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 6-1 QTI typical SMT reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Tables
Table 1-1 Primary PMI8952 device documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 1-2 Summary of PMI8952 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 1-3 Terms and acronyms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 1-4 Special marks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Table 2-1 I/O description (pad type) parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 2-2 Pad descriptions – input power management functions . . . . . . . . . . . . . . . . . . . . . . . 20
Table 2-3 Pad descriptions – general housekeeping functions . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 2-4 Pad descriptions – user interface functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 2-5 Pad descriptions – IC-level interface functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 2-6 Pad descriptions – configurable input/output functions . . . . . . . . . . . . . . . . . . . . . . . 26
Table 2-7 Pad descriptions – no connect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 2-8 Pad descriptions – DC power supply voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 2-9 Pad descriptions – grounds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 3-1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 3-2 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 3-3 DC power supply currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 3-4 Digital I/O characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 3-5 Battery charger specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 3-6 Fuel gauge performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 3-7 BSI performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 3-8 Analog multiplexer and scaling functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 3-9 Analog multiplexer performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 3-10 HK/XO ADC performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 3-11 Voltage reference performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 3-12 Internal voltage regulator connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 3-13 Haptics performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 3-14 Display plus bias performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Table 3-15 Display minus bias performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Table 3-16 Flash and torch LED driver performance specifications . . . . . . . . . . . . . . . . . . . . . . 57
Table 3-17 WLED boost converter and driver performance specifications . . . . . . . . . . . . . . . . 58
Table 3-18 UVLO performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 3-19 Programmable GPIO configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 3-20 Multipurpose pin performance specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Table 4-1 PMI8952 device marking line definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Table 4-2 Device identification code/ordering information details . . . . . . . . . . . . . . . . . . . . . . . 69
Table 4-3 Source configuration code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 4-4 MSL ratings summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 6-1 QTI typical SMT reflow profile conditions (for reference only) . . . . . . . . . . . . . . . . 75
Table 7-1 Silicon reliability results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 7-2 Package reliability results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
DC power distribution
Interface schematic details
PCB layout guidelines
External component recommendations
Ground and shielding recommendations
80-NT665-3 MSM8952 Chipset Layout Guidelines
This document presents layout guidelines for the MSM8952 chipset and its individual ICs.
PCB designers can use this single document for mechanical and layout instructions rather
than researching each device individually.
Chapter 6 Presents procedures and specifications for mounting the PMI8952 onto PCBs.
Chapter 7 Presents PMI8952 reliability data, including definitions of the qualification
samples and a summary of qualification test results.
Most of the information contained in this device specification is organized accordingly including
the circuit groupings within the block diagram (Figure 1-1), pin descriptions (Chapter 2), and
detailed electrical specifications (Chapter 3). Refer to the PM8952/PM8956 + PMI8952 Power
Management IC Design Guidelines/training Slides (80-NT390-5) for more detailed diagrams and
descriptions of each PMI8952 function and interface.
VPH_PWR
PMI8952
ext
int
Bgap VREF
LAB controller
Input power
D_VDD
A_VDD
1 & power stages
LDO
management
PON circuits
WiPower Display SCTRL
to/from
control and HKADC 3 +1.8 V
VPH_PWR
source select
PMIC
on-chip
clocks
Charger infra Clock IBB controller
WiPower
structure circuits & power stages
circuits Current paths,
controls, and
USB protection 2 General housekeeping User interfaces Display
VPH_PWR
connector
LDO White LED
Configurable I/Os SMPS
5
to VDD_ 2 GPIOs
controls
FLASH
FETs &
FET
Examples:
WLED
Drivers
1. WIPWR_LBE_CTL
VPH_ drivers
PWR 2. CHG_STAT sinks
MPPs
Battery FET Examples:
CHG_OUT 1. SMB_VCHG
& controller 2. VSEL_EXT_BOOST_BYP VDD_FLASH
3. WLED_SHORT_DET Flash / torch VDD_TORCH
4. FLASH_STROBE drivers
Battery & Fuel gauge
support & battery I/F VPH_PWR
IC-level
interfaces
Flash
interrupt mgr
Poweron
controls
SPMI &
VPH_PWR
Support 4 Current sinks
Charging
to/from PM /
others
modem ICs
Haptics driver One full H-bridge power stage for driving haptics
Bidirectional drive capability with support for active braking
Support for eccentric rotating machines (ERM) and linear resonant
actuators (LRA)
Programmable internal PWM frequency from 250–1000 kHz in ~250 kHz
steps
Programmable LRA frequency from 50 Hz to 300 Hz, with a 0.5 Hz tuning
resolution
5-bit output control from 0 V to Vmax; Vmax configurable from 1.2–3.6 V in
116 mV steps
Support for internal 8-bit LUT to store haptics pattern, repeat, and loop
Dual PWM for double the effective switching frequency
Automatic resonance tracking
External input for audio/PWM mode support
Short circuit detection and current limit protection
Supports fixed DC output for simple vibration patterns
Other current sinks Charging indicator
Two MPP can function as a static current sink
Support for up to 40 mA current in 5 mA steps; ±20% accuracy
Pin count and package type 144-pin wafer-level nanoscale package (144 WLNSP)
The PMI8952 is available in the 144 WLNSP. See Chapter 4 for package details. Figure 2-1 shows
a high-level view of the pin assignments for the PMI8952.
1 2 3 4 5 6 7 8 9 10 11 12
VDIS_ VSW_ VDD_ GND_ VDIS_ VREG_ VDD_ GND_ VSW_ HAP_ HAP_
N_OUT DIS_N DIS_N DIS_P P_OUT WLED WLED WLED WLED MPP_3 PWM_IN PWM_IN
13 14 15 16 17 18 19 20 21 22 23 24
VDIS_ VSW_ DIS_N_ VSW_ VSW_ WLED_ WLED_ HAP_
N_OUT DIS_N CAP_REF DIS_P DIS_P NC NC SINK2 SINK1 MPP_1 GNDC OUT_N
26
25 27 28 29 30 31 32 33 34 35 36
GND_
VDD_1P8 VDIS_ VDD_ VDIS_ WLED_ GND_ WLED_ WLED_ HAP_ GND_
DIS_N
_DIS_N N_FB DIS_P P_FB CABC WLED_I SINK3 SINK4 MPP_2 OUT_P HAP
_REF
37 38 39 40 41 42 43 44 45 46 47 48
SPMI_ SPMI_ VDD_ VREG_ VDD_
GNDC CLK DATA NC NC MSM_IO BUA NC GNDC ADC_LDO MPP_4 HAP
49 50 51 52 53 54 55 56 57 58 59 60
DIS_ AVDD DVDD VDD_ REF_ GND_ VDD_
GNDC CLK_IN SCTRL GNDC _BYP _BYP SHDN_N GNDC ADC_LDO BYP REF TORCH
61 62 63 64 65 66 67 68 69 70 71 72
CS_ BATT_ FLASH VDD_
PLUS PLUS GPIO_2 GNDC GNDC GNDC GNDC RESIN_N PS_HOLD GNDC _LED1 FLASH
73 74 75 76 77 78 79 80 81 82 83 84
CS_ BATT_ WIPWR_ FLASH VDD_
MINUS MINUS GPIO_1 GNDC GNDC GNDC GNDC USB_ID DIV2_EN GNDC _LED2 FLASH
85 86 87 88 89 90 91 92 93 94 95 96
WIPWR USB_ID FLASH FLASH FLASH
R_BIAS BATT_ID GNDC DC_EN _RST_N _RVAL1 CHG_LED USB_SNS SYSON _OUT _OUT _OUT
109 110 111 112 113 114 115 116 117 118 119 120
USB_ID VPH_ VSW_ VSW_ VSW_ VSW_ VSW_
GNDC GND_FG USB_DP _RVAL2 CHG_OUT PWR GNDC CHG CHG CHG CHG CHG
124
121 122 123 125 126 127 128 129 130 131 132
CHG_
GND_ VPH_ GND_ GND_ USB_ USB_ USB_
VBAT
GNDC REF_CHG USB_DM CHG_OUT CHG_OUT PWR CHG CHG MID MID MID
_SNS
133 134 136 137 138 139 140 141 142 143 144
135
KYPD_ VPH_ VPH_ WIPWR_ GND_
V_ARB
GNDC PWR_N GNDC CHG_OUT PWR PWR CHG_OK CHG USB_IN USB_IN USB_IN
101 USB_CS DI USB default current limit control for when an SDP is connected and
detected by APSD while in its pin control mode
102 CHG_EN DI Charger enable (factory option with programmable polarity; can
also be activated by a register bit)
90 USB_ID_RVAL1 DO Two bits indicate USB_ID resistor value (and therefore attached
USB device-type); also identifies MCPC audio or factory boot mode
112 USB_ID_RVAL2 DO
1. See Table 2-1 for parameter and acronym definitions.
HK ADC circuits
57 VDD_ADC_LDO PI Power supply for dedicated HK ADC LDO
46 VREG_ADC_LDO AO LDO output that supplies HK ADC circuits; connect bypass
capacitor only—do not load externally
Clock circuits
50 CLK_IN AI 19.2 MHz clock input (from PM8952/PM8956, not planned to be
used. PMI8952 will use its internal clock)
PMIC power infrastructure
58 REF_BYP AO Master bandgap regulator output; connect bypass capacitor only—
do not load externally
59 GND_REF GNDP Master bandgap regulator ground; specific layout instructions must
be followed
53 AVDD_BYP AO LDO output that supplies analog infrastructure circuits; connect
bypass capacitor only—do not load externally
54 DVDD_BYP AO LDO output that supplies digital infrastructure circuits; connect
bypass capacitor only—do not load externally
GPIOs may be configured for general housekeeping functions not listed here. 1
MPPs may be configured for general housekeeping functions not listed here. 2
1. GPIOs may be configured for user interface functions. To assign a GPIO a particular function, identify all of your
application’s requirements and map each GPIO to its function carefully—avoiding assignment conflicts. All GPIOs
are listed in Table 2-6.
2. Other user interface MPP functions are possible. To assign an MPP a particular function, identify all of your
application’s requirements and map each MPP to its function carefully—avoiding assignment conflicts. All MPPs
are listed in Table 2-6.
3. See Table 2-1 for parameter and acronym definitions.
MPPs may be configured for user interface functions not listed here.22
1. GPIOs may be configured for user interface functions. To assign a GPIO a particular function, identify all of your
application’s requirements and map each GPIO to its function carefully—avoiding assignment conflicts. All GPIOs
are listed in Table 2-6.
2. Other user interface MPP functions are possible. To assign an MPP a particular function, identify all of your
application’s requirements and map each MPP to its function carefully—avoiding assignment conflicts. All MPPs
are listed in Table 2-6.
3. See Table 2-1 for parameter and acronym definitions.
GPIOs may be configured for IC-level interface functions not listed here.11
NOTE All GPIOs default to digital input with a 10 A pulldown. All MPPs default to
high-Z.
NOTE Configure unused MPPs as 0 mA current sinks (high-Z) and GPIOs as digital inputs
with their internal pulldowns enabled.
ESD protection and thermal conditions – see Section 7.1 and Section 4.5.
1. VXX is the supply voltage associated with the input or output pin to which the test voltage is applied.
Thermal conditions
TA Ambient operating temperature -30 25 85 °C
1. VXX is the supply voltage associated with the input or output pin to which the test voltage is applied.
2. Junction temperature specification supersedes ambient temperature specification if the die power dissipation is
high enough to cause an on-die temperature rise of more than 40°C.
1. MPP and GPIO pins comply with the input leakage specification only when configured as a digital input or set to the
tri-state mode.
2. Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by
specifications for specific pins (such as MPP and GPIO pins).
3. Input capacitance is guaranteed by design but is not 100% tested.
4. VIO is the supply voltage for the modem IC/PMIC interface (most PMIC digital I/Os).
PMI8952
DC_SNS WiPower
to/from 1) Switched mode
USB_SNS control and PON circuits battery charger/boost
DC_EN
source select SYSON
VBATT
LDO
USB_EN FLASH_OUT
to VDD_FLASH
(10V)
GND (28V)
CHG(8) to
USB_DP boost control PM8952/
USB USB_ID USB_ID and FET drivers GND_ PM8956
(10V) CHG(3) to some
USB_CS
PMI8952
USB_ID_RVAL1 to/from Load VPH_PWR(4) VDD pins
PON circuits
USB_ID_RVAL2 (7V)
Batt FET
Pull-up to SYSON for Windows CHG_EN CHG_OUT(4)
control
Pull-down for Android
CHG_VBAT_SNS
GND_REF_CHG
FG digital from current mirror
Bias R_BIAS
R_BIAS
Algorithm circuit CS_MINUS
memories Current
2) Fuel gauge and BCL ADC (Optional)
CS_PLUS
battery interface registers
BATT_THERM
USB_ID BATT_ID
VAA_CAP FG1 BATT_PLUS
Voltage Rid
LDO BATT_MINUS
ADC Rth
V_ARB FG2 GND_FG
LDO
to FG circuits Battery MIPI
present BIF
USBIN absolute input current limit 2 USB2.0 option: USBCS = HIGH, 400 450 500 mA
VOUT > 2.1 V, T = 0°C to +70°C
USB2.0 option: USBCS = GND, 50 80 100 mA
VOUT > 2.1 V, T = 0°C to +45°C 9
USB2.0 option: USBCS = GND, 0 100 mA
VOUT > 2.1 V, T = +45°C to
+70°C 9
USB3.0 option: USBCS = HIGH, 775 838 900 mA
VOUT > 2.1 V, T = 0°C to +70°C
USB3.0 option: USBCS = GND, 102 125 150 mA
VOUT > 2.1 V, T = 0°C to +70°C 9
USBCS floating (programmable 890 1000 1100 mA
300 mA–3000 mA), ILIM-USBIN =
1000 mA, T = 0°C to +70°C
T= 0°C to +70°C, ILIM-USBIN = all -80 mA – +80 mA
other settings 10 -6.0% +6.0%
APSD33
D+ source voltage Loaded with 125 A 0.5 0.6 0.7 V
D- source voltage Loaded with 125 A 0.5 0.6 0.7 V
Data detect voltage 0.250 0.325 0.400 V
D+ pull-up voltage 3.0 – 3.6 V
D+ sink current 50 – 125 µA
D- sink current 50 – 125 µA
Data contact detect current source 7 – 13 µA
Timing characteristics
D+ source on time 100 – – ms
D+ source off to high current 40 – – ms
D+ source off to connect 40 – – ms
DCD Timeout, option 1 321 328 335 ms
DCD Timeout, option 2 642 656 670 ms
Dead battery charging timer 30 45 min
Charger detect debounce 10 – – ms
WiPower
Input impedance limiter ±1 divided by input current limit -5.6 – 6.38 %
accuracy
Input power limiter Maximum power drawn from PMI; – – 5 W
smartphone setting
USB_IN voltage comparator
Threshold DIV2_EN = high – 6.5 – V
Hysteresis – 320 – mV
DIV2_EN falling-edge de-glitch timer Four programmable settings; 0 – 500 µs
DIV2_EN high-to-low;
AICL disabled-to-enabled
Battery Charging with Switching Charger (SCHG)
Float voltage (V_FLT) range and 20 mV steps 3.60 4.20 4.50 V
nominal
Float voltage accuracy T = 0 to 70°C
V_FLT = 4.2 V, 4.35 V, 4.4 V – – ±0.5 %
Other settings Programmable 3.60–4.50 V, – – ±1.0 %
20 mV steps,
Fast charge current accuracy T = 0 to 70°C
Set for 1000 mA VBAT > VSYS_MIN 890 1000 1110 mA
Error at all other settings 10 Programmable 300 to 3000 mA -100 mA – +100 mA
-2.5% +2.5%
Ground current
Standby (battery)66 Input not present, SHDN = H – 45 70 µA
Shutdown (battery) 6 Input not present, SHDN = L – 18 40 µA
Suspend (WiPower source)77 – – – mA
Suspend (USB source) 7 – – – mA
Active
PFM mode, no load USB_IN = 5 V, VPH_PWR = 3.6 V – 6 20 mA
PWM mode, no load 10 USB_IN = 5 V, VBAT = 4.35 V – 15 24 mA
OTG-specific standby current (no – 30 40 mA
load)
1. Over-voltage lockout depends on the allowed input adapter type selection. Refer to the PM8952/PM8956 + PMI8952 Power
Management IC Design Guidelines (80-NT390-5) for more details.
2. ICHG is overridden by the input current limit (ILIM).
3. Go to http://www.usb.org/developers/devclass_docs for USB battery charging specifications 1.1 and 1.2.
4. Charge termination current sensed by charger analog sensor.
5. The oscillator frequency can be programmed to 1.0, 1.5, 2.0, and 3.0 MHz.
6. The battery current specifications are based on simulation for charger module only. For chip level battery current
specification, see Table 3-3.
7. See Table 3-3 for USB_IN suspend current consumption.
8. T = -30 to +85°C, DC_SNS or USB_SNS = 5.0 V, V_FLT = 4.2 V, and VBAT = 3.7 V, unless otherwise noted.
9. When VBATT falls below VSYS the corresponding status register indicates a low battery condition.
10. Not 100% production tested. Guaranteed by design and/or characterization.
ChargingEfficiency
VBATT=3.9V,L=1ʅH,Fsw=1MHz,T=25°C
94
92
90
88
Efficiency(%)
86
84
82
80
0 0.5 1 1.5 2 2.5 3
LoadCurrent(A)
ChargingPowerDissipation
VBATT=3.9V,L=1ʅH,Fsw=1MHz,T=25°C
1.5
Pdiss(W)
0.5
0
0 0.5 1 1.5 2 2.5 3
LoadCurrent(A)
Figure 3-3 USB_IN charging power dissipation plot, measured on PMI8952 v2.0
The fuel gauge measures the battery pack temperature by sensing the voltage across an external
thermistor. Missing battery detection is also incorporated to accurately monitor battery insertion
and removal scenarios, while properly updating the state of charge when a battery is reconnected.
Using precise measurements of battery voltage, current, and temperature, the fuel gauging
algorithm compensates for the variation in battery characteristics across temperature changes and
aging effects. This provides a dependable state of charge estimate throughout the entire life of the
battery and across a broad range of operating conditions.
A low level of interaction with the system is required. A broad range of configuration registers are
provided to fit the requirements various applications.
Battery ID voltage reading offset Tamb =0°C to +70°C BATTID < 1 V -19.6 – 19.6 mV
TypicalSOCAccuracy:1.1ACCCharging,5VDCP,4.35V3AhBatteryat
25°C(InternalCurrentSensing)
8 100
7
90
6
5 80
4
3 70
MonotonicSOC(%)
60
SoCError(%)
0 50
Ͳ1
40
Ͳ2
Ͳ3 30
Ͳ4
Ͳ5 20
Ͳ6
10
Ͳ7
Ͳ8 0
280 1280 2280 3280 4280 5280 6280 7280 8280 9280 10280 11280 12280 13280
Time(sec)
TypicalSoCError
TypicalSOCAccuracy:Average1.1ADicharging,4.35V3AhBatteryat
25°C(InternalCurrentSensing)
8 100
7
90
6
5 80
4
3 70
2
MonotonicSOC(%)
60
SoCError(%)
0 50
Ͳ1
40
Ͳ2
Ͳ3 30
Ͳ4
Ͳ5 20
Ͳ6
10
Ͳ7
Ͳ8 0
0 1000 2000 3000 4000 5000 6000 7000 8000 9000
Time(sec)
on-chip analog
circuits supply
4. Internal regulator
AVDD_BYP connections
ANA LDO
on-chip digital General housekeeping LDOs
circuits supply support on-chip circuits
DVDD_BYP
DIG LDO only and must not be loaded
externally; specifications are
VREG_ADC_LDO not provided
ADC LDO
Analog
1. Channel 255 should be selected when the analog multiplexer is not being used; this prevents the scalers from
loading the inputs.
2. Input voltage must not exceed the ADC reference voltage generated by VREG_ADC_LDO (1.8 V).
NOTE Gain and offset errors are different through each analog multiplexer channel. Each
path should be calibrated individually over its valid gain and offset settings for best
accuracy.
Performance specifications pertaining to the analog multiplexer and its associated circuits are
listed in Table 3-9.
2. Multiplexer offset error, gain error, and INL are measured as shown in Figure 3-7. Supporting comments:
• The non-linearity curve is exaggerated for illustrative purposes.
• Input and output voltages must stay within the ranges stated in Table 3-8; voltages beyond these ranges result in
nonlinearity, and are beyond specification.
• Offset is determined by measuring the slope of the endpoint line (m) and calculating its Y-intercept value (b):
Offset = b = y1 - m·x1
• Gain error is calculated from the ideal response and the endpoint line as the ratio of their two slopes
(in percentage):
Gain_error = [(slope of endpoint line)/(slope of ideal response) - 1]·100%
• INL is the worst-case deviation from the endpoint line. The endpoint line removes the gain and offset errors to
isolate nonlinearity:
INL(min) = min[Vout(actual at Vx input) - Vout(endpoint line at Vx input)]
INL(max) = max[Vout(actual at Vx input) - Vout(endpoint line at Vx input)]
ve
ur
V(out)
c
al
ide
INL(max)
output
voltage
range
INL(min)
ne rve
t li
po
in l cu
en
d tua
ac
V(in)
C1 C2 V(out)
Figure 3-8 Analog multiplexer load condition for settling time specification
NOTE Do not load the REF_BYP pin. Use an MPP configured as an analog output if the
reference voltage is needed off-chip.
enabled and set to their proper voltages. These requirements are summarized in Table 3-12.
Temperature hysteresis is incorporated, such that the die temperature must cool significantly
before the device can be powered on again. If any start signals are present while at Stage 3, they
are ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start
signal is present, the PMI will power up immediately.
VSW_DIS_N (2)
Config
FLASH_STROBE MPP_4
MPP
VDIS_N_OUT (2)
Display
-5.5 V Negative
VDIS_N_FB SMPS VDD_TORCH VPH_PWR or external
DIS_N_CAP_REF boost/bypass SMPS
Controls
Current
VDD_FLASH(2)
GND_DIS_N_REF FLASH_OUT
4. White LEDs
VDD_WLED
VPH_PWR FLASH_LED1
VSW_WLED WLED
FLASH_LED2
WLED strings VREG_WLED 28V 3. Flash drivers
GND_WLED SMPS
(including torch mode)
CHG_LED
VPH_PWR
display
WLED_CABC
from
Controls
Current
WLED_SINK4
Config
MPP_xx
MPP
WLED_SINK3
WLED_SINK2
Controls
Current
WLED_SINK1
5. Other current drivers
GND_WLED_I
and current sinks
3.7.1 Haptics
Haptics uses vibration to communicate an event or action through human touch. In a mobile
phone, haptics is used to simulate the feeling of a real mechanical key by providing tactile
feedback to the user as confirmation of touchscreen contact, or dynamic feedback to enhance the
user’s gaming experience. Pertinent performance specifications are listed in Table 3-13.
Operational input voltage Connected at VDD_HAP (VH below) 2.50 3.6 4.75 V
Output voltage11
Peak, no load At HAP_OUT_P and HAP_OUT_N – – VH V
Average (V_HA) Differential, over one PWM cycle 0 – 3.6 V
Maximum drive22 Differential, over one PWM cycle 1.2 – 3.6 V
Accuracy Duty cycle < 95% – 50 – mV
Current sinks11
Full-scale current range Programmable range, 2.5 mA step 0 – 30 mA
Absolute accuracy, hybrid dimming Combined CABC duty cycle and internal
100% setting dimming control; I_led = 30 mA/string -2.1 – +5.2 %
full-scale; headroom = 0.4 V;
50% setting -3.5 – +3.0 %
VPH_PWR = 2.50 to 4.75 V
25% setting -3.5 – +2.5 %
10% setting -6.5 – +4.5 %
5% setting -12.0 – +8.0 %
2% setting -12.5 – +8.0 %
1% setting -15.5 – +12.0 %
0.4% setting -18.0 – +14.5 %
Table 3-17 WLED boost converter and driver performance specifications (cont.)
Table 3-17 WLED boost converter and driver performance specifications (cont.)
Figure 3-10 WLED efficiency plot with various WLED string configurations, measured on
PMI8952 v1.0
For other current sinks and drivers performance specifications, see Table 3-20.
MSM
(& peripherals)
PWR SEQ
SPMI
Pads
SMB
BUA
I/O Vdd
Pads LDO
WiPower
Pads
interface
BUA
Memory, BUA BUA Memory,
HK logic, and logic, and HK/XO
controls SMB SMB135x controls
Internal Internal bus
interface Optional
bus
charger
NOTE Unused GPIO pins should be configured as inputs with 10 A pull-down (their default
state).
GPIOs default to digital input with 10 µA pull-down at poweron; they must be configured properly
for their desired purposes after poweron.
GPIOs are designed to run at a 4 MHz rate to support high-speed applications. The supported rate
depends on the load capacitance and IR drop requirements. If the application specifies load
capacitance, then the maximum rate is determined by the IR drop. If the application does not
require a specific IR drop, then the maximum rate can be increased by increasing the supply
voltage, and adjusting the drive strength according to the actual load capacitance.
NOTE Only MPP_1 can be used as analog input. See Table 3-8 for the proper AMUX
channel connection.
NOTE Unused MPP pins should be configured to the high-Z state (their default state).
Drive strength
Logic high (V_M > 2.5 V) 5.1 7.3 15.2 mA
Logic high (V_M < 2.5 V) 3.3 4.9 9.9 mA
Logic low 5.9 11.3 36.0 mA
MPP configured as analog input (analog multiplexer input)
Input current – – 100 nA
Input capacitance – – 10 pF
MPP configured as analog output (buffered VREF output)
Output voltage error -50 µA to +50 µA – – 30 mV
Temperature variation Due to buffer only; does not include – – ± 0.03 %
VREF variation (see Table 3-11.)
Load capacitance – – 25 pF
Ground current – 0.17 0.20 mA
MPPs configured as current sinks
Power supply voltage – VDD – V
Output current Programmable in 5 mA increments 0 – 40 mA
Output current accuracy Any non-zero programmed current – – ± 20 %
value; Vout = 0.5 to (VDD - 1 V)
NOTE Click the link below to download the 144 WLNSP Outline Drawing 144 WLNSP,
5.11X4.77X0.55MM, D280, B25 (NT90-NT126-1) from the CreatePoint website:
https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/NT90-NT126-1
https://createpoint.qti.qualcomm.com/chipcenter/download/title/0901003981b53cfb
After successfully logging in, the document is downloaded.
For more details on using CreatePoint, refer to the Qualcomm CreatePoint User
Guide (80-NC193-2).
144x
5.11
PIN 1
0.40
CORNER
TOP VIEW BOTTOM VIEW
(0.55 MAX)
NOTE This is a simplified outline drawing. Click the link below to download the complete, up-to-date package outline drawing:
https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/NT90-NT126-1
https://createpoint.qti.qualcomm.com/chipcenter/download/title/0901003981b53cfb
Q U A L C O M M Line 1
P M I 8 9 5 2 Line 2
P P I Line 3
Line E
NOTE For complete marking definitions of all PMI8952 variants and revisions, refer to the
PMI8952 Device Revision Guide (80-NT391-4).
Device ID
AAA-AAAA — P — CCC DDDDD — EE — RR — S — PI
code
Device ordering information details for all samples available to date are summarized in Table 4-2.
PMI8952 CS 3 0 02 V2.0 0 or 1 00
Other sample types will be included in future revisions of this document, if needed.
1. S is the source configuration code that identifies all the qualified die fabrication source combinations
available at the time a particular sample type were shipped. S values are defined in Table 4-3.
2. PI is the Program ID code that identifies an IC’s specific OTP programming that distinguishes it from other
versions or variants.
3. CS parts have the same PPI and RR code as ES2. All devices with date code YWW = 528 (and later) are
CS quality.
QTI follows the latest IPC/JEDEC J-STD-020 standard revision for moisture-sensitivity
qualification. The PMI8952 devices are classified as MSL1; the qualification temperature was
255°C +5°/-0°C. This qualification temperature (255°C +5°/-0°C) should not be confused with the
peak temperature within the recommended solder reflow profile (see Section 6.2.3 for further
discussion).
NOTE Click the link below to download the PMI8952 144 WLNSP Thermal Package Model
Icepak (HS11-NT391-5HW) from the Qualcomm CreatePoint website.
https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/HS11-NT391-5HW
After successfully logging in, the document is downloaded.
For more details on using CreatePoint, refer to the Qualcomm CreatePoint User
Guide (80-NC193-2).
5.1 Carrier
QUALCOMM
QUALCOMM
QUALCOMM
QUALCOMM
P M 8 9 5 X
Pocket pitch
Taping direction Tape feed: Single Reel diameter: 178 mm Tape width: 12 mm
Units per reel: 2000 Hub diameter: 55 mm Pocket pitch: 8 mm
5.2 Storage
5.3 Handling
Tape handling was described in Section 5.1.1. Other (IC-specific) handling guidelines are
presented below.
Unlike traditional IC devices, the die within a wafer-level package is not protected by an overmold
and there is no substrate; hence, these devices are relatively fragile.
To avoid damage to the die due to improper handling, these recommendations should be followed:
Do not use tweezers; a vacuum tip is recommended for handling the devices.
Carefully select a pickup tool for use during the SMT process.
Do not make contact with the device when reworking or tuning components located near the
device.
For more complete handling information, refer to Wafer Level Package Device Handling
Guidelines (80-ND595-1).
5.3.1 Baking
Wafer-level packages such as this 144 WLNSP device should not be baked.
ESD countermeasures and handling methods must be developed and used to control the factory
environment at each manufacturing site.
QTI products must be handled according to the ESD Association standard: ANSI/ESD
S20.20-1999, Protection of Electrical and Electronic Parts, Assemblies, and Equipment.
See Section 7.1 for the PMI8952 ESD ratings.
QTI provides an example PCB land pattern and stencil design for the 144 WLNSP package.
NOTE Click the link below to download the 144 WLNSP land/stencil drawing
(LS90-NG134-1) from the CreatePoint website.
https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/LS90-NG134-1
After successfully logging in, the document is downloaded.
For more details on using CreatePoint, refer to the Qualcomm CreatePoint User
Guide (80-NC193-2).
Table 6-1 QTI typical SMT reflow profile conditions (for reference only)
Profile stage Description Temp range Condition
Preheat Initial ramp < 150°C 3°C/sec max
Soak Flux activation 150 to 190°C 60 to 75 sec
Ramp Transition to liquidus (solder-paste melting point) 190 to 220°C < 30 sec
Reflow Time above liquidus 220 to 245°C11 50 to 70 sec
Cool down Cool rate – ramp to ambient < 220°C 6°C/sec max
1. During the reflow process, the recommended peak temperature is 245°C (minimum). This temperature should not
be confused with the peak temperature reached during MSL testing, as described in Section 6.2.3.
Cool down
Reflow
200
Temperature (qC)
Ramp
Soak
6 qC/se
Preheat
c max
150
max
/sec
3 qC
100
t t+20 t+40 t+60 t+80 t+100 t+120 t+140 t+160 t+180 t+200
Time (sec)
Figure 6-1 QTI typical SMT reflow profile
NOTE Click the link below to download the 144 WLNSP daisy-chain interconnect drawing
(DS90-NT126-1) from the CreatePoint website.
For more details on using CreatePoint, refer to the Qualcomm CreatePoint User
Guide (80-NC193-2).
NOTE Click the link below to download the 144 WLNSP board-level reliability data
(BR80-NJ707-1) from the Qualcomm CreatePoint website.
https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/BR80-NJ707-1
After successfully logging in, the document is downloaded.
For more details on using CreatePoint, refer to the Qualcomm CreatePoint User
Guide (80-NC193-2).