Scribd
Upload
45 views

Assignment 2

This document provides instructions for a digital systems design lab assignment to be completed in groups of no more than 4 students. Students are asked to design a 4-bit subtractor using Karnaugh maps, model it using Verilog array instantiation, write a test bench, and interpret the timing results in a report to be submitted during the next lab session.

Uploaded by

Rüstem Eleç
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
45 views

Assignment 2

This document provides instructions for a digital systems design lab assignment to be completed in groups of no more than 4 students. Students are asked to design a 4-bit subtractor using Karnaugh maps, model it using Verilog array instantiation, write a test bench, and interpret the timing results in a report to be submitted during the next lab session.

Uploaded by

Rüstem Eleç
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Digital System Design

Date: 27/10/2022
Lab Assignment#2
Due Next lab session
Submission hard copy to be tested in lab using Verilog modelling in
groups of no more than 4.

Design a 4-bit subtractor using Karnough Map minimization. You can use
Charlie Coleman tool. Model your design using array instantiation. Write
the test bench and interpret your timing.
Write a full report to be submitted during the lab session

You might also like